


Today: Basic Computer Organization and Assembly Language Programming


Computer Organization

- A computer has 3 main parts

Central Processing Unit (NIO5 V / RISE V)



Memory



Input/Output Unit

- screen in/out
- mouse
- network / microphone
- camera
- key board
- digital hardware

System
"Bus"



① CPU:

- ~~controls~~ performs computations
- makes decisions and controls flow of program
- using NIOS V in this course
- main computation is done in the 32×32 bit registers
- each register has a second, more useful name

↑ $x0 \rightarrow x31$

e.g. $x0$ - zero : is always zero (0 is handy)

$x1$ - ra : return address

$x2$ - sp : stack pointer

$x5, x6, x7$ - $t0, t1, t2$

others - $s0 \rightarrow s8$

② Memory:

- holds variables and data structures
- also holds the machine code of the program executing

③ Input/Output

- communicates with the outside world thru digital logic

Programming (C program magic)

int A, B, C, D; ①

* 4 x 32-bit numbers

* Let's put A, B, C, D into registers t0, t1, t2, t3

t0	1	A
t1	8	B
t2	9	C
t3	7	D

A = 1; ②
B = 8; ③
C = A + B; ④
D = B - A; ⑤

Assembly

① no assembly language

② li t0, 1

③ li t1, 8

④ add t2, t0, t1

⑤ sub t3, ~~t0~~, t1
t1, t0

Function

(nothing to do)

t0 ← 1

t1 ← 8

t2 ← t0 + t1

t3 ← ~~t1 - t0~~ ? might have it backwards?
t1 - t0

loop: j loop

• li means
"load
immediate"

• label called loop,
says jump to
loop ... an infin.
~~work~~ loop

Today: Lab1, Loops and Conditional Branches
in MIOS V Assembly Language.

Lab 1 Part 2: learn CPU later, single stepping, breakpoints

Part 3: write a program

Part 4: learn about the monitor program

Part 5: run part 3 program

Conditional Branch

- to make a loop, you need a "conditional branch" assembly statement
- have an unconditional "branch" = "jump"

0x20
↑
address

iloop: j iloop
↑
label

- a conditional branch → transfers execution to an address/label if a specific condition is true (e.g. $t2 = t3$) otherwise ~~the~~ execution goes to the next instruction in sequence

- an example: a loop that executes 4 times
(and does nothing)

global -start
-start: li t0, 1
li t1, 4
↑
represents
address where ...
goes

label called -start
 $* t0 \leftarrow 1$
 $* t1 \leftarrow 4$

$t0$ is one of
32 registers


```
myloop: addi t0, t0, 1    # t0 ← t0 + 1
```

```
        ble t0, t1, myloop
```

```
fin:    j fin
```

"branch" less than or equal to ... is $t0 \leq t1$?

• general form of conditional branch statement:

bXX RA, RB, DEST_LABEL

• RA and RB are the two registers ~~to~~ being compared

• XX is the condition

~~eg. if~~ **eq** if $RA = RB$ then branch to DEST_LABEL, else go to next statement

ne	"	!=	"
ge	"	≥	"
le	"	≤	"
lt	"	<	"
gt	"	>	"

you add "u" at the end
(e.g. leu, ltu, gtu...) for
unsigned

• program gets turned into 5 words of numbers in memory

• "_start" has the value that the assembler knows about


↗ address where the instruction "li t0, 1" is stored
↖ equals "00000000"

• "myloop" becomes "00000008", which is address that stores the "addi t0, t0, 1" instruction.

Today: Memory Organization, in NIOS V processor

↳ 32-bit

Recall Computer Organization



• max # of addresses ~~of~~ 2^{32}

• NIOS V is a 32-bit processor

→ registers are 32 bits wide

→ number of addressable locations in memory $= 2^{32}$

→ max amount of bits retrieved/sent to memory is 32

→ "word size" of processor is 32 bits


→ however, the memory is byte (8 bits) addressable

→ every byte gets a separate address

→ even though the processor can access 32 bits at a

time = 4 bytes at 4 different addresses

Memory



* need to initialize memory like this in C

```
int list[3] = {10, 20, 30};
```

* skeleton of the program to start: and how it is laid out in memory

Address	Assembly Code	
0x0	la t0, list	← takes address of list (0x2c) and puts it into t0
0x8	lw t1, (t0)	← pointer dereferencing ... load word into t1 what's stored at the mem address sitting in t0
...		
0x28	done: j done	
0x2c	list: .word 10	→ 0xa
0x30	.word 20	→ 0x14
0x34	.word 30	→ 0x1e

base 16

Today: Add 3 numbers in full

/* Program to add 3 numbers in memory */

①

```

.global _start
_start la t0, list
    
```

- "la" means load an address (32 bits) into a register
- in this case, $list = 0x2c$
- now, $t0 \leftarrow 0x2c$

```

done: j done
list: .word 10
      .word 20
      .word 30
      .word 40
answer: .word 0
    
```

⑥

0x2c	10
0x30	20
0x34	30
0x38	0

②

```
lw t1, (t0)
```

- * "lw" means "load the word" from the memory address given in register t0
- * $t1 \leftarrow (t0)$ — just like dereferencing a pointer
- * you should read the brackets () as "contents of memory address given by what's inside ()"

* $\therefore t1 \leftarrow (0x2c) = 10$

③

```
lw t2, 4(t0)
```

- * similar, except we add 4 to t0 and then load from memory that address

④

```
lw t3, 8(t0)
```

* $t2 \leftarrow (t0 + 4) = (0x2c + 4) = (0x30) = 20$

* $t3 \leftarrow (t0 + 8) = (0x2c + 8) = (0x34) = 30$

⑤

add t2, t2, t1

$t2 \leftarrow t2 + t1$

add t2, t2, t3

$t2 \leftarrow t2 + t3$

la t0, answer

* puts answer = $0 \times 38 \rightarrow t0$

sw t2, (t0)

* "sw" means "store word" in register t2 into memory address given by la, t0

+ last 2 lines can be replaced by

"sw t2, 12(t0)"

Today: - Accessing smaller items in memory: bytes/half words
- a more complex program from lab 2


$\left[\begin{array}{l} \text{int } a, b, c; \\ a = b + c; \end{array} \right] \xrightarrow{\text{compile}} \left[\begin{array}{l} \text{li } t0, a \\ \vdots \end{array} \right] \xrightarrow{\text{assembler}} \left[\begin{array}{l} 0011001 \\ 0100111 \\ \vdots \end{array} \right]$

• an instruction like $\boxed{\text{lw } t2, (t3)}$
loading words so far = 32 bits / 4 bytes

→ NIOS V has byte-addressable memory

• we can also access a single byte from memory using the load byte (lb) instruction

eg: $\boxed{\text{lb } s3, (s2)}$ # load the byte @ address given in reg s2 into reg s3
0x30



• lb use sign extension

• the most significant bit, bit 7, is copied into bits 8 → 31

• if don't want sign extension → use `lbu`
↳ unsigned

- + similarly, `lh` loads half a word = 2 bytes from memory and sign extends from bit 15 to bits 16 $\rightarrow$ 31
- * `lhu` is unsigned

Initializing Memory With Values


`list .word 10`
 └──┬──┘
 assembler directive

- + small thing: `.byte 50` ← reserves the "next" byte and put 50 in it in memory during assembly
- + one half thing: `.hword 0x6600`
 reserves the next 2 bytes and puts 0x6600 into them

- + bytes can be @ any address
- + half-words must have an address on 2 byte boundaries ← address must be even
- + words must have addresses that are divisibly by 4

Today: + more types and details of NIOS V instructions
 + move, add, load
 + logic and shift

Context of all this



General Forms of Instructions in NIOS V

→ eg: move instruction

eg: mv t3, t2 * $t3 \leftarrow t2$

copies values in t2 into t3

general form:

mv rD, rS

* $rD \leftarrow rS$

↑
dest.
register

↑
source
register

→ + the "la" and "li" instructions are really more like move immediate instructions

eg: `la a0, 0x20` $\ast a0 \leftarrow 0x20$ (full 32 bits of hex 0x20)

↓
- immediate constant

- encoded inside the instruction

+ may be implemented with an "li"

→ the add and subtract instructions

`add rc, rA, rB` $\ast rc \leftarrow rA + rB$

registers only

`addi rc, rA, imm` $\ast rc \leftarrow rA + imm$

~~`sub rA, rB, rc`~~

`sub rc, rA, rB` $\ast rc \leftarrow rA - rB$

↓
a 12-bit number that is sign extended

* sub does not have "subi"

+ use addi but use a negative number

→ Recall: load word

$lw\ t4, (a0)$ * load into register $t4$
the word beginning at
memory address given

General form

$lw\ rB, D(rA)$

in $a0$: $t4 \leftarrow (a0)$

* $rB \leftarrow (rA + D)$

* load into rB the word beginning at $rA + D$

→ Similarly, the store word

$sw\ rB, D(rA)$

* copies all of rB into
the word in memory beginning
at address $rA + D$

→ recall lb, lh, sb, sh

Logic and Shift Instructions

* need to isolate and access individual bits

* use bit-wise AND, OR, XOR → in C: $\&\&$ $\|\|$

* these have two general forms

and
or
xor

$xxx\ rC, rA, rB$

* bit-wise operation
of rA w/h rB result
into rC

$xxx\ rC, rA, imm$

* immediate form

eg: and t_3, t_1, t_2

$t_3 \leftarrow t_1$ BIT wire t_2
AND

$t_1: \dots 00101$

t2: ... 0 1 1 0 1

t3: ... 0 0 1 0 1

eg: `ori t2, t1, 0x007`

t1: ... 010101

imm ~~12~~: ... 000111

t2: ... 010111

sign
extended
(max 12
bits)

→ Shift Instruction

+also need to move bits within a register
(shifting them left or right)

eg: $\boxed{srli \quad t2, t1, 3}$

* shift L 3 bits
to the "right", bring
in 0's into higher
order bits

T109: 1101 ... 110

$T_2 : 000110 \dots$

"shift right
logical immediate"

$\therefore \text{src} \leftarrow \text{immediate (right)}$

sr1 ← not " (right)"

5/11 ← (left) immediate

511 ← (left) not "

can replace
this with a
register, and
"sr1" will shift
right by x and
 x is stored in
that register

+shifting
 right by 1
 divide
 by 2
 +shifting
 left by 1
 multiply
 by 2

Today: Subroutines, linkage and parameter passing

Subroutines

- a subroutine is separate code that is re-used in different parts of a program
- API (application programmer interface)
- Key to well-structured code
- makes your code/software useable by someone else and vice-versa.

Ex: Sample C program w/h a function (subroutine)

```
int main(void) {  
    int x, z;  
    x = my_sub(3);  
    z = my_sub(4);  
}  
  
int my_sub(int p)  
    return (p+p);
```

Q1: How does my-sub "know" where in the code* to go back to? *that called it

Q2: How do parameters (arguments) like 3 and 4 get sent to my-sub and the answer returned?

Q1:

+ recall that each assembly instruction (eg: `li a0, 3`) is encoded as a number (eg: `00x00300513`)

by the assembler:

+ the PC points to the next instruction to be executed

one of the "argument" registers

program counter

= `0x0 x00300513`

→ `0x4 x05621ABC`

↳

not one of the `x0 → x31`

+ there is another register, called the program counter (PC) and it contains the address of the next instruction to be executed

+ we need to save the program counter when calling a subroutine

• will save it in register `x1`, also known "ra" which means "return address"

Ex: Assembly Version

main: li a0, 3 * a0 ← 3

call my-sub * ra ← pc, pc ← my-sub

next: li a0, 4 * a0 ← 4

call my-sub * ra ← pc, pc ← my-sub

done: j done

my-sub: add a0, a0, a0 * a0 ← a0 + a0

ret

* pc ← ra

• we are
not showing
the saving
of answer
into x, z

Today: How the stack works and using it for subroutine "linkage"

Recall:

- the program counter always knows address of next instruction to be executed
- the "call" copies pc into ra : $ra \leftarrow pc$
- the "return" copies ra into pc : $pc \leftarrow ra$

→ we need a way to save and restore ra appropriately as a subroutine calls another subroutine...

→ a stack data structure → a ~~set~~ chunk of memory

- can do 2 operations: ① "push" a new item onto the stack and ② "pop" an item off of the stack into a register
- in Mips V, register X2, also called "sp" (top of ~~point~~ stack pointer) → stack pointer for short.

- stacks grow downwards in memory addresses

ECE468


20000

1F FFF

1F FDx

⋮

0x0



stack

data

↑ ↓

word

program

- we will initialize our stacks in the course/lab to begin @ address 0x20000 → grows downwards when pushing items more

→ Let's push 0x1234f678 onto stack

first initialize stack pointer

Address

Data

`la sp, 0x20000`

`*sp ← 0x20000`

`li t0, 0x1234f678`

* want to push onto the stack

sp


0x1FFFC

0x1FFFD

0x1FFFE

0x1FFFF

0x20000



78

f6

34

0x12

- we want to push a 4 byte (word) onto stack

Step 1. subtract 4 from $\$p$

`addi $p, $p, -4` $\ast \$p \leftarrow \$p - 4$

Step 2. store the item at the address

`sw $t0, ($p)` $\ast \text{memory @ } \$p \text{ address} \leftarrow \$t0$

* that's a push

* to pop an item off of the stack

`lw $t1, ($p)` $\ast \$t1 \leftarrow (\$p)$
`addi $p, $p, 4` $\ast \$p \leftarrow \$p + 4$

* now removed from stack, (but is in $t1$)

Let's use the stack to correctly allow subroutines to call subroutines and save and restore correctly with the "last in first out" behaviour

la sp, 0x20000

li a0, 1

call sub_1 *ra ← PC, PC ← sub_1

done: ; done

① sub_1: addi sp, sp, -4 } push ra into
 sw ra, (sp) } stack
 :

② → call sub_2
 lw ra, (sp) } pop ra off
 addi sp, sp, 4 } stack
 ret

sub_2: addi sp, sp, -4 } push ra
 sw ra, (sp) }

 :
③ → call sub_3
 :
 lw ra, (sp) } pop ra
 addi sp, sp, 4 }
 ret

Today: Introduction to Memory-mapped Input/Output

- connection between the virtual (inside computer) and the outside, real, physical world
- Mios V/Risc V calling convention for subroutines

Memory-Mapped I/O

From ECE241 and this course, we use DE1-SOC Board

it has an FPGA on it → ?

it also has

LEDR
10 LEDs (LEDR 9:0)


10 Slider switches (SW 9:0)


4 Buttons (KEY 3:0)

6 Seven-segment Displays (SEG7 5:0)

these are also available to your program running on the Mios V

Recall the computer's organization





Digital ckt to decide if address is in the range $0 \rightarrow 1B$

here is code to read the switches and write that number to LEDs:

```

.equ LEDS, 0xFF200000
.equ SW, 0xFF200040
_start: la t0, LEDS
        la t1, SW
loop:   lw t2, (t1) * loads the switches
        sw t2, (t0) * stores that value into LEDs
        j loop

```


these set the labels to be equal to those addresses for program readability

* $b_x \leftarrow 0 \times FF200000$

Today: I/O: parallel ports and The Polling
Method of synchronization

Recall Memory Mapped I/O

lab 11
check
if the
button
got
released



- the I/O devices have their own registers to hold and synchronize the data transfers
- these are distinct from the processor registers
- there are typically more registers that have a variety of functions
- these are collected into a parallel port.

- These weeks, we're covering synchronization b/n computer and I/O devices

↳ Polling method (ask a lot)


↳ Interrupt method

- Let's illustrate polling using the pushbuttons (KEY0-3)
- They are connected to a memory-mapped parallel port

Memory Mapped Address Register

→ 0xFF200050


Data Register



- + bit i goes to 1 when key i pressed
- + goes back to 0 when key i released

→ 0xFF200054 : Director Register (ignore)

→ 0xFF200058, Interrupt Mask Register →



→ 0xFF20005C, Edge Capture Register

- * bit i is set to 1 when key i is released



- * bit i is reset to 0 if a 1 is stored into it (sent to it)
- bit i ~~is~~ stays the same if 0 is stored into it

- Let's write a program ~~that~~ to use the data register and poll it to see if $Key1$ is pressed.

```
.equ KEY_BASE, 0xFF200050
```

```
la t0, KEY_BASE
```

* polling loop

```
poll: lw t1, (t0) * load data register ↑ to t0
      andi t1, t1, 0x2 to find if Bit #1 is 1
```

```
begz t1, poll
```

* arrive here
when button is
pressed

Data Register	B3	B2	B1	B0
AND	0	0	1	0

→ zeroes out all bits
except bit 1


→ if word of $t1 = 0$,
button is not pressed

Today: The timer I/O Device

How software knows what time it is

Hardware Based Timer

- * First need a consistent, precise frequency clock



- * this is hardware
- * the timer I/O device in our DE1-SOC is just like this
- * but with memory mapped registers that connect to this ckt

Here is the Interval Timer

- * has 6 memory mapped registers


Mem. Mapped Address

0xFF202000




load
(read only)

x04




Control register
(write or store)

x08




lower 16 bits
of the counter
start register

x0C




upper 16 bits

x10



x14



To use the counter

to count to

- 1) Put the number you want into the counter start val register
→ to wait 1 second, 32-bit number needs to be 100 million
- 2) To count down once, turn on start bit only in control register
to count down continuously, turn on start bit and cont bit
- 3) To determine if the most recent count down cycle has been reached, must "poll" the TO (time out) bit in status register.
if TO == 1, it means the count down to zero has been reached.

write

Program to turn LED0 on and off every second

.equ TIMER_BASE, 0xFF202000

.equ COUNTER_DELAY, 100,000,000

* the number of cycles of 100 MHz clock in one second

.equ LED, 0xFF200000

-start * set up counter

la t5, TIMER_BASE

sw zero, 0(t5) * clearing the TO bit in the status register in case its on

li t0, COUNTER_DELAY

sw t0, 0x8(t5) * low 16 bits of starting count

srl t1, t0, 16 * shift upper 16 bits of the delay into the lower 16 bits of t1

sw t1, 0xC(t5) * put that into the counter start high register

* set up control bits → step 2, turn on cont and start

li t0, 0b0110^{→ cont}_{← start}

sw t0, 4(t5) — control register * store 0110 in to the timer control register

* causes ~~them~~ to start and go into continuous mode

✂
write
holes

```
la t6, LED } * used to toggle LED on/off  
li t2, 1
```

```
tloop: sw t2(t6) * store the current value of light  
           into LED0 → "set LED0"  
       xori t2, t2, 1 * invert bit t2 → turns off LED0  
                       next time next time
```

* now wait for timer to count down the next time in
* a polling loop

```
ploop: lw t0, (t5) * read the timer status register AKA  
           * load timer status register
```

```
andi t0, t0, 1 * isolate bit 0 → "TO bit"
```

```
beqz t0, ploop * if TO bit is 0, keep asking/checking it
```

```
sw zero, (t5) * reset to zero (clear the TO bit)
```


```
j tloop
```

Week 4: Lecture 3


Jan 29, 2024

Today: Interrupt-driven I/O - part 1 intro


- Polling, though, is a mindless loop:



- can't use this when there are many devices connected to the computer + dealing with bad address accesses
- need a better mechanism
- interrupt driven I/O
- like in a class, me teaching



how does this happen in computer



- with interrupts, when a device needs attention (i.e. the timer timed out: TO, or button press) — it activates the interrupt request line
- when interrupt happens, think of this
- there is a "main" program running on processor when interrupt happens

Main


```

loop: li t3, 1
      add ...
      ...
      j loop
  
```

is the instruction that was executing when, say, a button that is interrupting, is pressed

(*)


Interrupt Request Handler



- when an interrupt happens, the code being executed stops
→ by the FSM in the processor
- execution is transferred to the interrupt request handler, which is code that you write.
- that code is executed
- execution returns to where ~~it~~ was stopped in the interrupted main program AS IF NOTHING HAPPENED.

Today: Interrupts part 2:

- need to synchronize external devices/signals with the software running on the processor



IRQ $\equiv$ interrupt request

- when someone pushes and releases a key that you want (and have set up) to cause an interrupt, let's say it happens at instruction $\otimes$, then
 - processor stops (doesn't execute $\otimes$)
 - processor starts executing interrupt request handler code
 - when finished the handler, execution returns to $\otimes$ with none of its registers "disturbed"

- * To make that happen and control it properly, there are two sets of registers — ① in the processor
- * Here are processor control and status registers: ② in the devices themselves (memory mapped registers)
- (look at figure 5)

Address		Name
0x300	12 11 MPP 3 MIE	mstatus
⋮		
0x304	31 ... 16 IRQ enable 7 MTIE 3 MSIE	mie
	31 ... trap handler address 1 mode 0	mtvec
	exception program counter	mepc mepc
	31 30 interrupt exception code IRQ	mcause

- * mstatus reg: MIE bit = 1 processors are enabled
= 0 " " disabled
→ global interrupt
- * mie reg: IRQ enable bits 16 → 31
→ each bit individually enables/disables a specific IRQ line

- when an interrupt occurs, the mcause register lower bits encode the number of the IRQ line that is interrupting

(eg: if it was the timer #1, the number 16 would be in mcause)


- here is how you can modify or read these control and status registers in the processor
- whole set of instructions on pg. 15-16 of Mips-V-Intro
- eg: to set the interrupt handler address into mtvec

la t0, interrupt_handler * t0 ← ...
 csrw mtvec, t0 * mtvec ← t0
 ...

"csrw" control status register write instruction

interrupt_handler : add sp, sp, -12

- general form of control status



- can also use an immediate constant

- there is also CSR ← read
- also get individual bits
- " clear " "
- now: write, read, get, clear
- rw rr

* there are other devices (pg. 11 of DE1-SOC-manual)
manual from lab 1

→ interval time : 16

→ Pushbutton KEY : 18

→ mouse / keyboard : 22, 23

• finally, recall the registers for KEYS parallel port:

→ ~~X~~ Turn on Interrupt Mask Register bit i to have
edge capture register bit i request an interrupt
after key i is pressed and released

→ to turn off the request, you must turn off
the edge capture bit in the usual way.

Today: Interrupts Part 2

Example program to ~~turn~~ toggle LED3 when Key1 is pushed and released with interrupts

• global _start

• equ LED3, 0xFF200000

• equ KEY_BASE, 0xFF200050

_start: la \$p, 0x20000 * init stack - use for saving and restoring registers in the interrupt handler
 csw mstatus, zero

* tell the KEYS (Key1) to request an interrupt when pressed and released

* mstatus ← 0 ... really sets MIE (bit 3) to zero, which disables all interrupts to processor (in case it was on)

* use the KEY parallel port interrupt mask register

la \$t1, KEY_BASE

li \$t0, 0b000100

sw \$t0, 8(\$t1)

* sets bit 1 of interrupt mask reg

sw \$t0, 12(\$t1)

* turn off any previous edge capture on key1

* enable specific IRQ line within the processors

li \$t0, 0x40000 * this turns bit 18 on

csw mie, \$t0 * turns bit 18 of mie on → enabling specific line IRQ18

↳ csw: set specific bits, don't change the other

2nd level enables

* tell the processor where the handler is in memory

la t0, interrupt_handler

csw mtvec, t0 * mtvec ← t0

* finally, enable processor interrupts by turning on the MIE (bit 3) of the mstatus register

li t0, 0b1000

csrc mstatus, t0

main_loop: li t0, 1

li t1, 2

j main_loop

* here is where execution "goes" upon an interrupt

interrupt_handler:

↳ before this, mstatus MIE (bit 3) is set to 0 — preventing further interrupts

addi sp, sp, -12

sw t0, 0(sp)

sw t1, 4(sp)

sw ra, 8(sp)

} push the registers used in the handler onto the stack

* check to see if the cause of the interrupt was what we expected

(next page)

li t0, 0x7FFFFFFF

csrr t1, mcause * mcause encodes the number of the
and t1, t1, t0 IRQ line that caused the interrupt

* zeroes out bit 31 → used for something

li t0, 18

bne t1, t0, end_interrupt * if not equal, something's
wrong, return from interrupt

call KEY_ISR

* KEY interrupt service routine

end_interrupt: lw t0, 0(sp)

lw t1, 4(sp)

lw ra, 8(sp)

add sp, sp, 12

mret * return from interrupt: $pc \leftarrow mepc$

MIE (bit 3) is
set back to 1

* check prof notes handout
for full note (the one that
talks about subroutine KEY_ISR)

Today: Connecting the C language to Assembly language

Consider the compilation of a C-language program

C program file.c

```
int main() {
    while ~~~~~
    ~~~~~
    ~~~~~
}
```

→ gcc file.c →

file.s

```
.global -start
-start:
    li ...
    ~~~~~
    ~~~~~
    ~~~~~
main: ~~~~~
    ~~~~~
```

assembly
language
statement

file.o

```
• encoded instructions
• space in memory
  for data (full contents
    of memory prior to
    execution of program)
```

← assemble
using
(gnu as)
(assemble)

- if there are multiple source files → file1.c, file2.c, file3.c
↑
code

Using Memory Mapped I/O Devices in C

- recall the first memory-mapped program (I/O) from Lec 9
 - copy the switches into the LED

.equ LEDs, 0xFF200000
.equ SW, 0xFF200020

-start: la, t0, LEDs
la, t1, SW

• infinite loop to copy over, over

loop: lw t2, (t1) (a)

sw t2, (t0) (b)

j loop

```
int main(void) {  
    volatile int *LED_ptr =  
        :  
}
```

Value = *SW_ptr;

*LED_ptr = Value;

```
int main(void) {
```

```
    volatile int *LED_ptr = 0xFF200000;
```

```
    volatile int *SW_ptr = 0xFF200020;
```

```
    int value;
```

```
    while(1) {
```

```
        value = *SW_ptr; // dereferencing a pointer, does what lw statement (a)
```

```
        *LED_ptr = value; // same as the sw statement (b)
```

```
    }
```

```
}
```

• Volatile means, to the compiler, "don't do fancy optimizations on this variable that would break the memory mapped I/O → (x)"


• an optimization that puts it in a register (x)

• TBD: put it in cache

no comma
after 'la'

Today: Audio (sound) I/O - building on this course + others

Musical Audio




- the ADC converts the time varying voltage into a sequence of digital (binary) values

→ sampled at some rate: eg 10kHz (10k samples/second)


Coming Out of ADC

time	Value	} numbers encoded in binary		} can store these in memory → permanent memory
100μs	1			
200μs	2			
300μs	3			
400μs	4			
500μs	3			

- the sound output proceeds in the other direction




- the DE1-Soc has a microphone input jack and speaker output jack
- there is a CODEC chip connected to the jack that performs all the amplification, and A/D, D/A
- it samples sound input at 8kHz (125 μ s period)
- the output samples also come out @ 8kHz
- the processor might be busy and miss an input sample (missing up sound) or be late sending an output sample to the D/A
- for both these reasons, the input and output need to be buffered with hardware memory that acts like a queue $\rightarrow$ a first-in-first-out structure (FIFO)
- called a hardware FIFO
- consider the system that simply connect the microphone to the speaker through the computer



note this would be mirrored if diagram was drawn in 1 line

Today: Audio Part 2: register level control and 'sound' data flow

- Computer connects to the audio input/output unit through a memory-mapped interface



here are the specific memory-mapped registers that connect to the input and output FIFO's of the audio unit

@ address 0xFF203040	31	9	8	3	2	1	0	control/status	
	WI RI		CW CR		WE RE				
44	31	24	23	16	15	8	7	0	fifo space
	WSLC WSRC				RALL RARC				
48	31	24	23	Left Data					Two channels, Two output FIFO's Two input FIFO's
4C	31	24	23	Right Data					

1) Left Data and Right Data

- if you load/read from these registers, it gets the next sample from the associated (left or right) FIFO; when that happens, that sample is removed from the input FIFO (so that you get the next sample when you next read)
- if you store/write into these registers, this sends that value as a sample into the left or right output FIFO

- 2) FIFO space 4 fields tell you how occupied the 4 fifo's are
- * RALC is how many of the left input fifo's entries are occupied
 - * RARC " " " " " right → (of 128) ←
 - * WSLC " " " " " left output fifo's are empty
 - * WSRC " " " " " right " " " "

3) The Control/status register bits work as follows

- * control: write a "1" into CR causes the whole (both) input fifo's to be cleared/emptied
 - write a "0" into CLW " " " " output " ...
- * status: RI goes to 1 if the input FIFO's are $\geq 75\%$ occupied
 - WI " " " " " output FIFO's are $\leq 25\%$ occupied
- * control: RE = 1 means request interrupt when RI = 1
 - WE = 1 means request an interrupt when WI = 1

Program in C to connect mic to speaker

```
*define AUDIO_BASE 0xFF203040
```

```
int main(void) {
```

```
    volatile int* audio_ptr = (int*)AUDIO_BASE
```

```
    int left, right, fifospace;
```

```
    while (1) {
```

```
        fifospace = *(audio_ptr + 1)
```

```
        :
```

cont'd on next page

← adds 4 with pointer arithmetic

if((fifo space & 0x000000FF) > 0) { → right input & fifo is not empty

// load the two input channels

left = *(audio_ptr + 2);
right = *(audio_ptr + 3);

} same as
lw t0, B(t1)
12(t1) ← contains 0xFF203040

*(audio_ptr + 2) = left;
*(audio_ptr + 3) = right;

} store into left and right data → output FIFO

}

}

}

* can check just the right one (or left)

since they're filled in at ~~the~~ the

same rate



Today: Lab 6 → Making Square Waves + Echo Box + C structure


Lab 6:

Part 1: *get used to C in memory-mapped I/O
 *dereferencing pointers + pointer arithmetic
 +1 integer pointer is +4 bytes/addresses

Part 2: *microphone → computer → speaker (code given)

Part 3: *synthesize sound: square wave whose frequency is adjustable with the switches from 100 Hz to 2 kHz (cycles/second)

What is a square wave?



low: 0
 high: 1 1 1 1 ... } 24-bits you figure it out

*need to know the output sample rate to know how many samples to generate in each half period

→ sample rate is 8 kHz

→ period = 125 μs

*how to know when it's okay to send the next sample to the output FIFO → look at WSR or WSLC in the fifo space register

Part 4: *make an echo box

Echo $\rightarrow$ to both output the current input but also the input that came in some time ago

$\rightarrow$ suggest 0.4 seconds ago

$\rightarrow$ time is measured in samples $\rightarrow$ each sample comes in every 125 μ s

eg: 1000 samples $\equiv$ 125 ms = 0.125 s

$\rightarrow$ when echo "comes back" after the delay it is quieter

$\rightarrow$ we say it is "damped" by a damping factor D , where $0 < D < 1$

Let's call the input sequence of samples $I(t)$ and the output samples we want to compute $O(t)$

1st $I(0)$
2nd $I(1)$
3rd $I(2)$
 $\vdots$
100,000 $I(99,999)$

Aside: Part 2 does this: $O(t) = I(t)$

Now with echo, we want to have the output to include the input + the damped sequence from N samples ago

$$O(t) = I(t) + D \times I(t-N)$$

$\rightarrow$ # of samples to get 0.4s delay

$\rightarrow$ must store the previous N samples in an array


to get the damped echo $N, 2N, 3N \dots$ samples ago, store the output $O(t) = I(t) + D \times O(t-N)$

- only need to store N values of

- * labs 3, 4, 5, 6 → labs 1/2 pretty basic

Review

- * Computer Architecture



Memory Organization

- * byte addressability
- + words, half-words, bytes
- * order of bytes within a word (little Endian)
- * translate binary to hexadecimal

Instructions for RISC/MIPS V

- * Loads (read) and Stores (write)
 - ↳ lw, lh, lb
 - ↳ sw, sh, sb
- * indexed addressing
 - ↳ eg: lw \$0, (\$1)
- * indexed with offset
 - ↳ eg: lb t0, 3(t1)
- * mv, li, la
 - ↳ can turn into 2 instructions depending on size of constant
- * add, addi, sub → no "subi"
- * shift instructions: srl, srli, sll, slli
- * conditional branches
 - ↳ eg: bge x4, zero, loop
 - ↳ bxx t4, t3, elsewhere
 - ↳ xx is the condition
- * unconditional jump: "j"
- * call } subroutine
- * ret }
- * if you jump to a subroutine instead of call, it won't know where to return

Assembler Directives

- * .word .byte .hword .skip (.text .data)
- (setup things in memory)

{ *know C well }

Subroutines

- * how call and ret work
- * how to transmit and receive information to/from a subroutine → MIPS V calling convention.

Convert this program to assembly (obey MIPS V calling conv.)

```
main() {  
    int N = 10;  
    int answer = findsum(N);  
}  
  
int findsum(int N) {  
    int sum = 0;  
    while (N != 0) {  
        sum = sum + N;  
        N = N - 1;  
    }  
    return (sum);  
}
```

- start: la $\$p, 0 \times 20000$ $\times$ need stack

la $\$0, H$

lw $a0, (\$0)$ $\times$ $a0$ holds the 1st argument

call findsum

sw $a0, 4(\$0)$

end: j end

findsum: addi $\$p, \$p, -8$ $\times$ push ra & $\$0$ onto stack

sw ra, $4(\$p)$

sw $\$0, 0(\$p)$

li $\$0, 0$ $\times$ sum = 0

while: beqz $a0, endloop$

add $\$0, \$0, a0$ $\times$ sum = sum + H

addi $a0, a0, -1$ $\times$ H = H - 1

j while

endloop: mv $a0, \$0$ $\times$ ans goes into $a0$

lw ra, $4(\$p)$

lw $\$0, 0(\$p)$

addi $\$p, \$p, 8$


ret

M .word 10

Answer .word 0

Graphics

- * drawing on the screen
- * here is the DE1-SOC graphics system



- * software draws the picture you want into the frame buffer, which is specific set of memory locations
- * the VGA controller reads the frame buffer and renders it onto the screen
- * To use this system, you need to know

1) what is a picture made of?

- * pixels - picture elements
- * many, all across the screen at different (x,y) location
- * each pixel's colour is determined by a mixture of red, green, and blue (RGB) - diff. amounts of each get you diff. colours
- * in the DE1-SOC graphics, each pixel is 16 bits


Blue - 5 bits
Green - 6 bits
Red - 5 bits

} organized like this

15	11 10	5 4	0
red	green	blue	

white - all 1's
black - all 0's
green - $0x07E0$
blue - $0x001F$
red - $0xF800$

2) Coordinate System of the screen



3) Need to map (X,Y) location^(2D) of a pixel to a specific (1D) address in the frame buffer


* Given the (X,Y) , find address

$$0 \leq x \leq 319 \quad 0 \leq y \leq 239$$

* need to know where frame buffer begins
(called base address)

* DE1-SOC default base: $0x08000000$

* to convert (X, Y) to the address, as follows



short
int
int
16 bits

* can compute address given X and Y and base :

$$\text{address} = \text{base} + (y \ll 10) + (x \ll 1);$$

eg: $(X, Y) \rightarrow @ 0x08000000$

$$(0, 0) \rightarrow @ \text{base} + (0 \ll 10) + (0 \ll 1) = \text{base} + 0 + 0 = 0x08000000$$

$$(1, 0) \rightarrow @ \text{base} + (0 \ll 10) + (1 \ll 1) = \text{base} + 0 + 2$$

$$= 0x08000002$$


$$(1, 1) \rightarrow @ \text{base} + (1 \ll 10) + (1 \ll 1)$$

$$= \text{base} + 0x400 + 2 = 0x08000402$$

* showed the conversion of an (X, Y) location on screen to address in the frame buffer where that pixel's 16-bit colour is stored.

Drawing A Line

- * is harder than you think
- * because of discrete resolution of the screen
- * consider a line from $(X_1, Y_1) = (1, 1)$ to $(X_2, Y_2) = (12, 5)$



- * must choose pixels along the line to turn on
 - ↳ the closest ones
 - ↳ first pixel is given $(1, 1)$ — turn on
 - ↳ next pixel: need to determine the slope of the line
 - from $(X_1, Y_1) \rightarrow (X_2, Y_2)$: slope = $\frac{Y_2 - Y_1}{X_2 - X_1}$
 - slope = $\frac{5 - 1}{12 - 1} = \frac{4}{11}$ for our line
 - ↳ $X = X_1 = 1$ } turn on pixel $(1, 1)$
 $Y = Y_1 = 1$ }

↳ $X = 2$ ("walking" one pixel to the right)

$$Y = Y_1 + \text{slope}(X - X_1) = 1 + \frac{4}{11}(2 - 1) = 1 \frac{4}{11}$$

⇒ round down $1 \frac{4}{11}$ to 1 ⇒ $X = 2, Y = 1$ *

↳ $X = 3$

$$Y = Y_1 + \text{slope}(X - X_1) = 1 + \frac{4}{11}(3 - 1) = 1 \frac{8}{11}$$

⇒ round up $1 \frac{8}{11}$ to 2 ⇒ $X = 3, Y = 2$ *

* there's a problem: steep lines will not be filled in

↳ switch to walking/stepping with Y

↳ called Bresenhan's Algorithm

Lab 7 Part 2: Animation

* horizontal "moving" down, up, down, up...

* to animate the line

↳ draw white on the line

↳ wait for some ? time

↳ erase line (draw black on it)


↳ draw white line in a new location

* the VGA controller renders the frame buffer every $\frac{1}{60}$ th second

↳ that line should be moved 1 pixel down/up every $\frac{1}{60}$ second


↳ we'll wait for this timing to happen to draw the next line

↳ VGA standard when the rendering is finished a "vertical sync" happens



- * animation is several frames/pictures in sequence
- * Software draws picture/frame into frame buffer
- * VGA controller renders from frame buffer on to screen
- * With just one frame buffer, the rendering is disturbed by the drawing
- * per last lecture, we need two frame buffers
 - ↳ One that is being used to do the rendering of the current frame → front buffer
 - ↳ One that is being used to draw the next frame → back buffer
- * Once the rendering is done and the drawing is done, we swap the front buffer and the back buffer
 - ↳ then render the front, then draw the back

- The processor talks to the VGA controller through these mem-mapped registers



- the front and back registers both start = 0x08000000

↳ single buffering

- to use the second buffer, you must put a different address into the back buffer register.

↳ address must be in range 0x0 → 0x03FFFFFF

↳ other addresses are not accessible to VGA controller

- KEY Point: the swap back → front is just the swap of the addresses in these two registers

↳ swap done by VGA controller itself when the time comes

- the front buffer is rendered every 1/60 of a second

* to cause a swap you do following:

1) Software writes a 1 into the front buffer register
↳ this tells the controller that you want to do the swap process

↳ causes the $\Leftarrow$ bit in status register (bit 0) to be set to 1

2) swap doesn't happen right away; controller waits until rendering done

↳ that point in time is called vertical sync (vsync)

3) Your code must poll the $\Leftarrow$ bit of status reg to wait for it to turn into 0

↳ vsync render done $\leftarrow$

* function to wait for the vsync

```
void wait_for_vsync() {
```

```
    volatile int* fbuf = (int*) 0xFF203020 # base of VGA controller  
    int status;
```

```
    *fbuf = 1; // start swap cycle per 1)
```

```
    status = *(fbuf+3) // read status register
```

```

while((status & 0x01) != 0) {
    status = * (fbuf + 3)
}

```

polling loop
waiting for
bit = 0

* Lab 7 Part 2 - single buffer $\rightarrow$ use to know when to
change single frame
3 - double buffering $\rightarrow$ " " " " draw new
frame

Lab 7 Part 3 Goals:

- * draw $N=8$ boxes of size 2×2 pixels in random initial positions on screen
- * each box has random colour
- * then: $\rightarrow$ make the boxes move in a random direction and bounce off edges of screen
 - $\rightarrow$ each box should be joined to another (linked in a chain)

Guidance

1) Use arrays for everything associated with a box

$\hookrightarrow$ location on screen: $\text{int } x\text{-box}[N], y\text{-box}[N];$

$\hookrightarrow$ colour of each box: $\text{short int colour-box}[N];$

$\hookrightarrow$ direction and amount box moves each frame:

* $\text{int } dx[N], \text{int } dy[N];$  8 directions

* only use diagonals

* only move one pixel per frame in x and y

* $dx \in \{-1, +1\}$ $dy \in \{-1, +1\}$

* $2 \times 2 = 4$ directions, randomly choose -1 or $+1$ for each dx and dy

$\hookrightarrow$ use `rand()` to make all the "random" decision

* part of `stdlib` $\rightarrow$ include `<stdlib.h>`

↳ `rand()` returns a number 0 and $2^{32} - 1$

$$dx = \left(\underbrace{\underbrace{(\underbrace{\text{rand()} \% 2}_{0 \text{ or } 1}) \times 2}_{0 \text{ or } 2}}_{-1 \text{ or } 1} \right) - 1$$

↳ random initial x and y

↳ random colour

* choose carefully

Animation Loop

* recall: always "draw" (aka set the colour of specific x, y pixels) into the back buffer

// Major outer loop

`while()` {

`draw();` // draw the frame into the back buffer

`wait-for-vsync();`

`back-buffer = *(fbuf + 1);` // gets the value in back buffer
register = address of back buffer

}

```
draw() {
```

```
//erase the previous content of back buffer
```

- ① Easy but slow : erase every pixel 320×240
- ② Harder but faster : erase only what was drawn into this buffer 2 frames ago

```
for each box  $i$ 
```

```
draw_box( $i$ );
```

```
draw_line( $i$ ,  $(i+1) \% N$ );
```

```
//update box position for next frame
```


```
X_box[ $i$ ] +=  $dx$ ;
```

```
Y_box[ $i$ ] +=  $dy$ ;
```

```
// plus check for the screen edges
```

Digital Design of a Processor

- dive into the processor
- then jump out and talk about some aspects of computer architecture
- computer architecture so far



what
why
how

ECE234

follows
quantum
physics
quantum

discuss digital design of simple processor

↳ has 4 registers - $r0, r1, r2, r3$ (V.s. MIPS, 32)

↳ each register is 8 bits wide (word size is 8) (V.s. MIPS, 32)

↳ has only 256 bytes of memory (V.s. $\gg 1$ Gbyte MIPS)

↳ the program counter is 8 bits because $2^8 = 256$ ← all the memory

↳ 10 instructions: will show the encoding

↳ SIMP instructions have 2 operands


↳ Z bit = 1 if the result of most recent instruction = 0
 = 0 " " " " " " " ≠ 0

↳ N bit = 1 if result is negative
 = 0 " " " " " " " ≠ 0

Z and N bit are used in conditional branch instructions

Consider Simp's add instruction

- * eg: add r1, r2 $\neq$ $r1 \leftarrow r1 + r2$
- * how to build that?




Back to Add


- * general form: add Ra, Rb $\neq$ $Ra \leftarrow Ra + Rb$
 - * both Ra & Rb can be any of r0, r1, r2, r3
- 1) Fetch instruction from memory
 ↑
 the encoded
 - 2) Figure out what it's supposed to do (in this case, add)
 - 3) Compute $Ra \leftarrow Ra + Rb$
 - 4) if $(Ra == 0)$ $Z = 1$ else $Z = 0$
 - 5) if $(R < 0)$ $N = 1$ else $N = 0$
 - 6) add 1 to PC: $PC \leftarrow PC + 1$

synthesis
logic
synthesis

Instruction Encoding of add R_a, R_b into 8 bits





$\rightarrow R_a$ $\rightarrow R_b$ op code for add
 need 2 bits to specify which of 4 registers



Subtract

* $\text{sub } R_a, R_b \Rightarrow R_a \leftarrow R_a - R_b$ Encoding

- 1) Fetches instruction
- 2) Computes $R_a \leftarrow R_a - R_b$
- 3) set Z and N
- 4) $PC \leftarrow PC + 1$



NAND Instruction

* similar to add, sub

$\text{nand } R_a, R_b$ where $R_a, R_b \in \{R_1, R_2, R_3, R_4\}$

* Execution of this


1) Fetch of instruction from memory

2) Compute: $R_a \leftarrow (R_a \text{ \& } R_b)$ $\times$ bitwise NAND

3) condition codes are set : $Z = 1$ if $\text{res} = 0$
 $M = 1$ if $\text{res} < 0$

4) $PC \leftarrow PC + 1$

* The encoding of NAND is



which of the 4
registers are R_a, R_b

opcode

eg: $\text{nand } R_2, R_1$

1	0	0	1	1	0	0	0
---	---	---	---	---	---	---	---

 $= 0 \times 98$ (hex)

The OR immediate Instruction

recall that immediate operands / constants are encoded in the actual instruction

general form: $\boxed{\text{ori imm5}}$ ← strange, no room to specify reg, so we use only R1 by default.

Execution:


1) Fetch

2) $R1 \leftarrow R1 \text{ logical OR } ZE(\text{imm5})$ ZE means zero-extend... add 3 zeroes to the left of imm5


3) Get Z and M

4) $PC \leftarrow PC + 1$

Encoding of ori:



eg: ori 0x7



Memory Instructions

→ load $R_a, (R_b)$ ← similar to lw $R_a, (R_b)$


Execution:

1) $R_a \leftarrow \text{Mem}(R_b)$ $\neq$ R_a gets contents of memory address given by R_b

2) $PC = PC + 1$

⇒ Z and H are not set

Encoding:




→ store $R_a, (R_b)$ ← similar to sw $R_a, (R_b)$

Execution:

1) $\text{Mem}(R_b) \leftarrow R_a$

2) $PC = PC + 1$

Encoding:



proj.
use of
a proc.

Conditional Branch Instructions


- * Recall in MIPS V `bne x5, x0, loop`
- * SimProc: "branch if not zero" (`bnz`)
- * "goes" to a diff. address if " is not zero
↳ the result of the previous operation
↳ (know this if $z = 0$)

* general form: `bnz imm4`

* Execution:

1) if ($z == 0$) $PC \leftarrow PC + SE(imm4)$
else $PC \leftarrow PC + 1$

SE means sign
extend the 4 bit
imm4 constant
to 8 bits



* `bpz` opcode is 1101 (branch if positive)

1
→ 2
3
4
5
6
7
→ 8

4 assembler figures out
what imm4 should
be

bnez 2 ← PC = 8, ⇒ 8 + imm4 = 2
imm4 = -6

$$P_{\text{new}} = P_{\text{old}} + SE(\text{imm})$$

$$0 = 3 + SE(\text{imm})$$

$$SE(\text{imm}) \Rightarrow -3$$

$$(\text{imm}) \Rightarrow -3 = 1101 \Rightarrow SE(\text{imm}) = 1111$$

$$3 \rightarrow -3 \rightarrow SE(-3)$$

$$0011 \rightarrow 1101 \rightarrow 1111 \boxed{1101}$$

Let's Write + Assemble Small Program

- * subtracts 2 numbers in memory and branches back to beginning if result of sub is not zero

assume
R0 and
R1 are
and mem
are set
already

Address	Instruction	Encoding Ra Rb opcode
0	loop: load R2, (R0)	10 00 0000 = 0x80
1	load R3, (R1)	11 01 0000 = 0xD0
2	sub R2, R3	10 11 0110 = 0x... 11 01 1001 = 0xD9
3	bne2 loop	

Last Instruction: Shift Left/Right

Shift L/R Ra imm2

Execution


1) if (L/R == 1) $Ra = Ra \ll imm2$

else $Ra = Ra \gg imm2$

2) set Z, H. as usual


3) $PC \leftarrow PC + 1$

L/R = 1 shift left
= 0 " right





Recall from ECE 241

- 1) Recall the flip-flop : if Enable = 1, on a posedge of clock, $Q \leftarrow D$




if Enable = 0, Q doesn't change

- can make an 8-bit register with 8 of these and common clock and Enable




- 2) Recall Multiplexer $\rightarrow$ mux

1-bit 2-to-1 mux




8-bit 2-to-1 mux



all 8 wires on 8 2-to-1 1 bit muxes selected by one signal s

Recall "elements" of Processor




Instructions :

- * add R_a, R_b
- * ori imm5
- * sub " "
- * bnz imm4
- * ror " "
- * shift R_a, imm2


Decoder Ckt

- * here is a 2-to-4 decoder



- * Let's build more detail for the elements
- * begin with registers.


1) Registers $\rightarrow$ Register File (RF)




- * regA tells register file which register's data to "put" on dataA
- * regB " " " " " " " " " " on dataB
- * regW " " " " " " " " " " register to "change" based on dataW only when $RFWrite = 1$
- * be careful not to change registers accidentally

Building CKt


RF write




2) ALU : one view



ALUop	ALUout
000	$A + B$
001	$A - B$
010	$A \text{ or } B$
011	$A \text{ and } B$
100	$A \ll B$
101	$A \gg B$




3) Memory




- * if $\text{MemRead} = 1$: set address
 - on next cycle DataOut gives contents @ that address
- * if $\text{MemWrite} = 1$: set address, and by end of a cycle
 - contents @ address in memory changes to DataIn

Data Path



Recall add instruction

* $\text{add } R_a, R_b \Rightarrow R_a \leftarrow R_a + R_b$



opcode for "add"

* here is what happens to do the full execution of this instruction

1) fetch the instruction (encoding) from memory

* put this into the Instruction Register (IR)

2) Decode (new word): figure out what the instruction is supposed to do.

3) Read **Ra** and **Rb** (whichever they are) from the register file $\rightarrow$ encoded in the instruction


4) Compute $ALUout \leftarrow Ra + Rb$ ($ALUout$ is a register)

5) Write $ALUout$ back into Ra

6) Set Z and N based on $ALUout$


7) Compute $PC \leftarrow PC + 1$

incomplete processor
(didn't get time
to fully copy
from board)



Finite State Machine Control of Simple Processor

- * The states of the state machine are just called:
→ Cycle 1, Cycle 2, Cycle 3, Cycle 4, Cycle 5
- * This means the next state logic is simple: just proceeds $1 \rightarrow 2 \rightarrow 3 \rightarrow \dots$ until Done
- * General FSM



Encoding of add

	7	6	5	4	3	2	1	0
add R _a , R _b	R _a	R _b	0	1	0	0		

- * Outputs of FSM:
 - every enable on a register (eg. PCwrite)
 - every mux select
 - every memory control + ALUop
- * Inputs to FSM:
 - instruction opcode → IR 3,2,1,0
 - the condition codes Z, N (to make branch decision)

600662


- * only show enables that we care about
- * In foregoing : only state value of outputs that "are activated"

FSM Control of add, sub, hard

- * During cycle 1 : fetch $IR \leftarrow Mem(PC)$ and $PC \leftarrow PC + 1$

- $AddrSel = 1$
 - $MemRead = 1$
 - $IRLoad = 1$
- $\left. \begin{array}{l} \text{• } AddrSel = 1 \\ \text{• } MemRead = 1 \\ \text{• } IRLoad = 1 \end{array} \right\} IR \leftarrow Mem(PC)$

- $ALU-A = 0$
 - $ALU-B = 001$
 - $ALUop = 000$
 - $PCWrite = 1$
- $\left. \begin{array}{l} \text{• } ALU-A = 0 \\ \text{• } ALU-B = 001 \\ \text{• } ALUop = 000 \\ \text{• } PCWrite = 1 \end{array} \right\} PC \leftarrow PC + 1$



- * During cycle 2 : Decode - there is nothing to do

(but we can do the Ra Rb read from $RF \rightarrow A, B$ because most instructions do this and it will save a whole cycle of time for them)

- $RASel = 0$
 - $ABLD = 1$
- $\left. \begin{array}{l} \text{• } RASel = 0 \\ \text{• } ABLD = 1 \end{array} \right\} \text{selects } IR[7:6] \rightarrow reg A$
- $\nwarrow$ $ABLD$

• During Cycle 3: (assume Add, Sub, Mand)


- $ALU.A = 1$ } selects A
- $ALU.B = 000$ } selects B
- $ALUop = \text{Add or Sub or Mand}$ } depending on instruction
- $ALUout_LD = 1$ } captures ALUoutput
- $FlagWrite = 1$ } sets Z and M

• During Cycle 4: (for Add/Sub/Mand)


- $PegIn = 0$ } connects ALUout to dataw
- $RFWrite = 1$ } change/write into RF
- $done = 1$

Today: Intro to Cache Memory

- memory so far: $lw\ t1, (t0) \quad t1 \leftarrow (t0)$
 $sw\ t2, (t3) \quad (t3) \leftarrow t2$



- Stepping back, the processor connection to memory is this:



- processor makes 2 kinds of requests to memory

① Read — load instruction or instruction fetch

↓ Processor makes 2 kinds of requests to memory

① Read — load instruction or instruction fetch

② Write — store

→ both called a "memory access"

* we cannot tell from the memory side if a read is a load or an instruction fetch.

* now, some Physics

→ Larger memories (with more bits) are slower ↔ smaller memories are faster (but big memories needed)

→ why? ∴ longer wires $\equiv$ more resistance, capacitance
more $R \times C \rightarrow$ more delay
• also limited by speed of light
• decoder time for address will get slower


Processors

* 2-4 GHz clock $\rightarrow$ 0.5 ns — 0.25 ns

* 16 GB memory system takes $\approx$ 300 cycles to respond to a memory access request

How to solve of fast processor but slow big memory

- * put a small fast memory in between the processor and main memory and keep the (hopefully, much fewer) active memory locations in the small fast memory
- * which is called a Cache Memory



- * need digital "smarts" to manage what is in the small memory
- * works well if memory accesses have "locality of reference" (use the same memory locations multiple times before moving on) → both instructions and data.
eg: consider instructions in loop:

```
for (i=1; i<=100; i++) {
```

```
    // ...  
}
```

} — these instructions will be executed 100 times

2 kinds

- * spatial (addresses are near to each other)
- * temporal (addresses are the same over a time period)

Operation of a Memory Read using Cache

- 1) Processor requests to read data from address A
- 2) Cache (somehow) looks inside to see if it has a copy of the data in main memory address A
 - ↳ if it doesn't : called cache miss
 - ↳ cache requests data @ A from memory
 - ↳ also requests $A+1, A+2, A+3 \dots$ (block size)
 - ↳ memory responds slowly and when A 's data arrives, cache grabs it and sends on to the processor
 - ↳ if it did contain the data @ $A \Rightarrow$ called cache hit
 - ↳ can quickly send it to the processor in just a few cycles $\rightarrow$ good $\ddot{\smile}$
- 3) If processor then requests $A+1$, it will come quickly after A because of fetching more than A from memory in a block

hit ratio

- when a request from the processor (of an address) is in the cache, called a hit

Bookkeeping and Logistics of Caching

- first - because the cache asks for more than one memory location at a time, we will think of main memory as organized into blocks of (eg) 4 words (can be any power of 2)
- aside: for this material, assume every word has an address (v.s. MIPSU-byte addressable)

The Direct-Mapped Cache

- cache has rows and columns like MM.
- each row is called a cache line
- cache line size = MM block size because we will copy MM blocks into the cache lines
- consider a (very small) cache with 4 lines and 4 words per line

Cache Data Words

P	U	Tag	3	2	1	0

MM
Block #

Line
0 1 2 3
4 5 6 7 ...

Valid
(has real
data or
not)

information about
which MM block
resident in this
line

Dirty bit

Main Memory

word2	word1	word
3	2	1
7	6	5
11	10	9
15	14	13
19	18	17
23	22	21
27	26	25
31	30	29
:	:	:
:	:	:

250M

Direct-Mapped Cache Cont'd

- now consider when an address (say 9) is requested by the processor $\rightarrow$ MM block 2
 - $\hookrightarrow$ where can MM blocks go in cache?
(just 1 line? all lines? some lines?)
- 1 line $\rightarrow$ "Direct Mapped Cache"
- good $\rightarrow$ only have to look at one tag/line to see if $\exists$ a hit or miss
- bad $\rightarrow$ 2 or more MM blocks that use the same line will conflict and evict each other from the cache
- which line does MM block $\hat{j}$ "map" into? ($0 \leq \hat{j} \leq 250M$)
 - $j \bmod 4$ (ie: $j \bmod \# \text{ lines in cache}$)
 - $\hookrightarrow$ remainder after division by 4
- how to detect hit/miss?
 - $\hookrightarrow$ compare tag of cache line (if valid) with tag of the requested address's block
- example: assume 32-bit address


MM block $\hat{j} \rightarrow$ cache line $j \bmod 4$

$\nwarrow$
 $\#$ of lines in cache

- Consider these possible mem. access Request addresses of the first 9 blocks in MM

Block #	Bits of Addr. 31 30, ..., 5, 4, 3, 2, 1, 0
0	0 0 ... 0 0 0 0 XX
1	0 0 ... 0 0 0 1 XX
2	0 0 ... 0 0 1 0 XX
3	0 0 ... 0 0 1 1 XX
4	0 0 ... 0 1 0 0 XX
5	0 0 ... 0 1 0 1 XX
6	0 0 ... 0 1 1 0 XX
7	0 0 ... 0 1 1 1 XX
8	0 0 ... 1 0 0 0 XX

$\left. \begin{matrix} 00 \\ 01 \\ 10 \\ 11 \end{matrix} \right\}$ 4 words in each block



Direct-Mapped Cache

- * Tag tells us which MM block is in a cache line
- * Valid bit tells us if a cache is actually useful
- * D - Dirty bit
- * A_L : the line in the cache that this word/block would reside in if it's in cache
- * Tag: that would be in cache Tag field - $\text{Tag}(A_L)$ if this block was in the cache
- * Consider what happens when the processor makes a read request to the cache at memory address A
 - ↳ cache looks inside to see if $\text{Tag}(A_L) = A_T$
 - ↳ if $\text{Tag}(A_L) = A_T$ AND $V(A_L) = 1$ (valid), then → hit

(cache sends that word quickly to the processor)
 - ↳ otherwise, → miss
 - ↳ if the line in A_L is valid, it must be evicted because direct-mapped cache only lets a MM block be in one place in cache
 - ↳ the new block is retrieved (slowly) from MM and copied into cache line A_L
 - ↳ the $\text{Tag}(A_L)$ is set to become A_T
 - ↳ set valid bit = 1 — $V(A_L) = 1$
 - ↳ set dirty bit = 0 — $D(A_L) = 0$ (not yet dirty)

Eviction of Cache Line

→ Method 1: Write-Back Cache

- what we've been talking about
- if there was a write/store to any word in the line, its dirty bit will be set $D(A_L) = 1$
- when $D(A_L) = 1$, upon eviction, the line must be "written back" to MM so that MM is correct
- multiple writes to a line only results in 1 write to MM upon eviction → goal ☺

→ Method 2: Write-Through Cache (aside)


- does not have a dirty bit
- all writes to cache are also sent to MM
- mostly bad because you do more traffic to MM than needed → slow

Example sequence of Reads for Slightly Diff. Cache

- 4 lines $\rightarrow$ 2 words / line
- 32 bit word addressable
- cache contains, already

V	Tag	word 1	word 0	line #
1	00 ... 00	0xCA	0xFE	0
1	00 ... 01	0xDE	0xAD	1
1	00 ... 00	0xBE	0xEF	2
0	00 ... 01	0xFE	0xED	3

- processor read address request



different because
2 words / lines
words / block

- Binary read address

1)

Ar	AL	Aw
0.....01	01	0
2	1	3

 $\rightarrow$ tag match in line AL = 01,
 $V(01) = 1 \rightarrow$ hit $\rightarrow$ get 0xAD (word 0 in line 01)

2)

Ar	AL	Aw
0.....01	11	0
2	1	3

 $\rightarrow$ tag match in line AL = 11,
but $V(11) = 0$ (not valid) $\rightarrow$ miss

3)

Ar	AL	Aw
0.....00	00	1
2	1	3

 $\rightarrow$ tag match in line AL = 00,
 $V(00) = 1 \rightarrow$ hit $\rightarrow$ get 0xCA

4)

Ar	AL	Aw
0.....11	01	1
2	1	3

 $\rightarrow$ tag mismatch $\rightarrow$ miss

Recall: Direct Mapped Cache

- * each MM block can only reside in 1 cache line
- * Good: fast to determine if specific block in cache
- * Bad: if blocks want same line at same time $\rightarrow$ conflict
 - $\hookrightarrow$ will evict each other

New Way: Fully Associative Cache

- * every MM block can map into every cache line
- * good: solves the conflict problem in the best way possible
- * Bad: need a lot of digital circuits (comparators) to simultaneously check all tags of all lines

Compromise Between These Two

- * each main memory block can reside in a small set of cache lines
 - $\hookrightarrow$ say "M" cache lines
 - $\hookrightarrow$ called an M-way Set-Associative Cache
 - $\hookrightarrow$ typical values of M are 2-16 (there are typically 1000's of cache lines)

Ex 1: 2-Way Set-Associative Cache

- * allows a main memory to reside in 2 different cache lines $\rightarrow$ those 2 lines are called a set

Ex 2: MIOS-V Cache

- * more realistic
- * for a MIOS-V processor — with byte addressability
- * cache size is 32 Kbytes $\rightarrow$ 32,768 bytes (power of 2)
- * cache has 32 bytes per line = 8 words per line
- * it is an $M=4$ -way set-associative cache
- * To determine the set associative cache mapping/hit or miss, need to compute:

$\rightarrow$ Number of lines in the cache: $\frac{\text{bytes in cache}}{\text{bytes/line}}$

$$\Rightarrow \frac{32 \text{ Kbytes}}{32 \text{ bytes/line}} = 1 \text{ K} = 1024 \text{ lines}$$

$$\rightarrow \text{Number of sets: } \frac{\text{lines}}{\text{set size } M} = \frac{1024}{4} = 256$$

$\rightarrow$ need $\log_2(256) = 8$ bits to select which set

$\rightarrow$ 8 words/line $\Rightarrow$ need $\log_2(8) = 3$ bits to determine which word in a line/block is being accessed.


Main Memory

Block #

Line #

Cache

Tag




block 0 → line 0 → block j → j mod 256

random is almost as good

Ex 2 Cont'd

- * this is in context of the processor requesting to access a memory address A
- + a 32-bit address block #



- * MM block j can reside in any line in set $j \bmod 256$
- ↳ So, an access of address A to MM works like this:
 - ↳ the cache looks at all 4 tags in set (A_S) to see if any match A_T
 - ↳ if match & V=1 for that line (ie valid), then $\Rightarrow$ hit
 - ↳ else its a miss and must go get the block from MM
- * when a new block is brought in $\rightarrow$ put it in any line that has V=0 (not valid)
 - ↳ if all valid? $\rightarrow$ least recently used line (this is one of many methods)
 - ↳ keep a 2-bit counter for each line $\downarrow$ {each line accessed has its counter set to 0; other lines are incremented; if set is full, the lines will have all counters different; evict line with counter = 3 if it is the least recently used one}

Analyzing a Program's Cache Behaviour

- Consider some contrived code example w.r.t their cache behaviour

Example 1: Conflicting accesses

```
int A[1000], B[1000], sum;
sum = 0;
for (int i = 0; i < 1000; i++) {
    sum += A[i] + B[i];
}
```

- assume a direct-mapped cache with block/line size = 8
- suppose we're unlucky: every element $A[i]$ maps to the same cache line as $B[i]$.
- what goes wrong?

↳ accessing $B[i]$ after accessing $A[i]$ will kick 8 integers $A[i] \rightarrow A[i+7]$ out of cache

↳ will happen every iteration, destroying the cache's performance

- you can rewrite code to prevent the problem

↳ eg: sum up the $A[i]$ separately from $B[i]$

↑
the

Example 2: Accessing 2-Dimensional Arrays (eg. frame buffer)


short buf[240][320];

(0,0) is @ address 1000

(0,1) " " " 1002

(0,2) " " " 1004

(0,319) " " " 1638



```
void bad-clear() {
```

```
    for (int c=0; c<320; c++) {
```

```
        for (int r=0; r<240; r++) {
```

```
            buf[r][c] = 0x0;
```

```
        }
```

```
    }
```

* bad because the sequence of addresses is not in sequential order.

* lots more misses

* can rewrite to make better

↳ reverse the loop order (next page)

```
void cache-friendly-clear() {
```

```
    for (int r=0; r<240; r++) {
```

```
        for (int c=0; c<320; c++) {
```

```
            buf[r][c] = 0x0;
```

```
        }
```

```
    }
```

+ does access memory sequentially

↳ much better performance

Week 12: Lecture 3

Performance Analysis of Processors with Caches (running a program)

- * processor emits a request to access memory
- * if a memory address hits in the cache, the cache can respond quickly
- * let's say "quickly" means that the cache takes c cycles to respond to a hit (processor cycles)
- * $c \approx 4$ in a modern processor (of modern processors running at 2-5 GHz)
- * if the memory request is a miss, let's say takes m cycles to get the block from main memory and the word requested to the processor.
- * $m \approx 300$ cycles on a modern processor
- * m is called a "miss penalty"
- * lots of misses is bad

Define: hit rate,
$$h = \frac{\text{\# accesses that hit in cache}}{\text{total \# of accesses}}$$

$$0 \leq h < 1$$

- * using h, c, m , we can compute the average number of cycles it takes to fulfill a memory request.

- How many cycles would 1000 accesses take?

$$\frac{1000 \times h \times C + 1000 \times (1-h) \times m}{1000}$$

miss rate

- Average Access Cycles (AAC) $\Rightarrow$ $AAC = h \times C + (1-h)m$

- guess $h = 0.9$ (90% hit rate) $C = 4$, $m = 300$


$$AAC = 0.9 \times 4 + 0.1 \times 300 = 33.6 \text{ cycles} \gg 4$$

$\Rightarrow \therefore$ slow!

h	AAC
0.85	48
0.90	34
0.95	19
0.98	9.9
0.99	7.0

3% difference in miss penalty
is 2x performance

hit ratio?



- * the layer 2 cache will have $\times$ cycles to access faster than MM, slower than cache
- * bigger, better hit rate $\rightarrow$ speed up things overall
- * "effective" miss penalty seen by L1 cache will be lower
- * can have L3 as well, L4 not common
- * because instruction memory accesses have different "pattern" than data accesses, the L1 cache is often split into
 - $\hookrightarrow$ L1 instruction cache
 - $\hookrightarrow$ L2 data cache
 } architect can design different caches for each (diff size, associativity, etc...)

Final Exam Practice

Allan Compiler Questions

1) .global add

```
add: add a0, a0, a1
     ret
```

2) .global sum-to-ten

```
sum-to-ten: la t0, sum
```

```
           lw t1, (t0) * t1 ← sum
```

```
           li t2, 1 * int i = 1
```

at bottom

```
sum: .word 0
```

```
li t3, 10
```

```
my-loop:
```

```
add t1, t1, t2 * sum = sum + i
```

```
addi t2, t2, 1
```

```
ble t2, t3, my-loop
```

```
mv a0, t1
```

```
ret
```

3) .global check-number

```
check-number: bgez a0, ret-pos
```

```
ret-pos: la t0, pos
```

```
         mv a0, (t0)
```

```
         ret
```

```
blz a0, ret-neg:
```

```
la t0, zer
```

```
mv a0, (t0)
```

```
ret
```

```
ret-neg: la t0, neg
```

```
mv a0, (t0)
```

```
ret
```

at bottom

```
.data
```

```
pos: .byte 70
```

```
neg: .byte 6e
```

```
zer: .byte 7a
```

0x

4)

```
.global main
```

```
main: li a0, 3
```

```
      li a1, 4
```

```
      call multiply
```

```
      ret
```

```
multiply: li t0, 0
```

```
myloop: add t0, t0, a0
```

```
        addi a1, a1, -1
```

```
        bnez a1, myloop
```

```
        mv a0, t0
```

```
        ret
```

* only works if int a and b are (+)ve integers

Simple Processor

10 Instructions

- * add Ra, Rb
- * sub Ra, Rb
- * nand Ra, Rb
- * ori imm5
- * load Ra, (Rb)
- * store Ra, (Rb)
- * shift R/L Ra imm2
- * bnz imm4
- * bpz imm4
- * bz imm4

Cycle-by-Cycle Control and Datapath

add/sub/nand

Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5
AddrSel = 1	RASel = 0	ALU-A = 1	RegIn = 0	
MemRead = 1	ABLD = 1	ALU-B = 000	RASel = 0	
IRload = 1		ALUop = 000	RFWrite = 1	
...		ALUoutLD = 1		
ALU-A = 0		Flagwrite = 1 ✓		
ALU-B = 001				
ALUop = 000				
				PCWrite = 1

the above is for add

for sub and nand, exactly the same except

ALUop changes value for sub or nand in cycle 3

ori imm5

	Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5
	//	//	RASel = 1 ABLD = 1	ALU-A = 1 ALU-B = 011 ALUop = 010 ALUoutLD = 1	RASel = 1 RFWrite = 1 RegIn = 0
load	//	//	AddrSel = 0 MemRead = 1 MPRead = 1	RASel = 0 RFWrite = 1 RegIn = 1	
store	//	//	AddrSel = 0 MemWrite = 1		
shift	//	//	ALU-A = 1 ALU-B = 100 ALUop = 100 ALUoutLD = 1	RASel = 0 RFWrite = 1 RegIn = 0	depends on L or R bit
bnz/ bpz/ bz	//	//	ALU-A = 0 ALU-B = 010 ALUop = 000 PCWrite = 2 = 1 = 2	← bnz ← bpz ← bz	Flagwrite = 1

Introduction to Caches

Direct Mapped Cache

Consider a computer system that is word-addressable and has a direct-mapped cache with 4 lines and 4 words per line:

D	V	Tag	Aw				line #
			11	10	01	00	
							00
							01
							10
							11

31	Tag			4	3	2	1	0
				AL	Aw			

Now consider a 32-bit word-addressible system with a 4-line cache that has 2 words per line

D	V	Tag	1	0	line #
					00
					01
					10
					11

31	Tag			3	2	1	0
	AT			AL	Aw		

M-Way Set-Associative Cache

Consider a practical, 4-way set associative cache implemented for the HEOS V computer system, a 32-bit byte addressable system. The 32 kbyte cache has 32 bytes per line. To design the cache:

$$\text{words per line} = \frac{32 \text{ bytes} \times \frac{8 \text{ bits}}{\text{byte}}}{32 \text{ bits/word}} = 8 \text{ words/line} \quad (2)$$

$$\text{lines in cache} = \frac{32 \text{ kbytes}}{32 \text{ bytes/line}} = 1 \text{K lines} = 1024 \text{ lines}$$

$$\text{sets in cache} = \frac{1024 \text{ lines}}{4 \text{ lines/set}} = 256 \text{ sets in cache} \quad (3)$$

$$\text{already known that } \exists \frac{32 \text{ bits/word}}{8 \text{ bits/byte}} = 4 \text{ bytes/word} \quad (1)$$

$$(1): \log_2(4) = 2 \quad (2) \log_2(8) = 3 \quad (3) \log_2(256) = 8$$

D	V	011	010	001	000	011	010	001	000	line #	set #
										0	0
										1	
										2	
										3	
										4	1
										5	
										6	
										7	
										8	2
										9	
										10	
										11	
										12	3
										13	
										14	
										15	
										16	4
										17	
										18	
										19	
										20	5
										21	
										22	
										23	
										24	6
										25	
										26	
										27	
										28	7
										29	
										30	
										31	

31	12	5	4	3	2	1	0
Tag				As		Aw	

Prof. Rose Final Lecture Questions

Problem 1: Processor

a) MAC RA Imm2 * RA = RA + RI * 2^{Imm2}

① RA = RA + (RI << Imm2)

② PC = PC + 1

7	6	5	4	3	0
RA	Imm2	1	1	1	0

Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5	Cycle 6
AddrSel = 1	RASel = 0	RASel = 1	ALU.A = 1	ABLD = 1	RASel = 0
MemRead = 1	ABLD = 1	ABLD = 1	ALU.B = 100	ALU.A = 1	RFWrite = 1
IRLoad = 1			ALUop = SH.LF	ALU.B = 101 [#]	RegIn = 0
ALU.A = 0			ALUoutLD = 1	ALUop = ADD	
ALU.B = 001			RASel = 0	ALUoutLD = 1	
ALUop = ADD					
PCWrite = 1					

b) we need wire going from ALUout to ALU.B mux and call those select bits 101[#] (new[#])

Problem 2: Easiest Cache Question

a)

D	V	Tag	1	0	line #
				4	00
			3		01
				5	10
					11

4	3	2	1	0
Tag	A ₂	A ₁	A ₀	

∴ A₄ A₃ A₂ A₁ A₀ ✓

Tag line word

Tag A₂ A_w

b)

10 00 0	→ miss	bring (1) into cache	1
10 00 1	→ hit	↑(1)	2
10 01 1	→ miss	" (3) " " "	3
11 00 0	→ miss	→ evict and bring (4)	4
00 10 0	→ miss	bring (5) " " "	5
00 10 1	→ hit	↑(5)	6

∴ hits are 2 and 6 ✓

c) 10 01 0 → this will hit since ref # 3 brought that block ∴ 4 → 10010 ✓

d)

D	V	Tag	1	0	line #	set #
			5		0	
			4		1	0
			3		2	
			7		3	1

A₄ A₃ A₂ A₁ A₀ ✓

Tag set word

e)

1	10 00 0	→ miss, bring (1)	∴ hits are 2, 6, 8
2	10 00 1	→ hit ↑(1)	
3	10 01 1	→ miss, bring (3)	
4	11 00 0	→ miss, bring (4)	
5	00 10 0	→ miss, evict (4), bring (5)	
6	00 10 1	→ hit ↑(5)	
7	11 01 0	→ miss, bring (7)	
8	10 01 0	→ hit ↑(3)	

f) 11110 ✓

set 1, word 0... empty, so miss

3. Hardest Cache Question

- address bus 16 bits
- word size 8 bits (1 byte)
- cache size 16 bytes (16 words)
- words per line is 2 bytes (2 words)
- write-back cache
- 4-way set associative (2 sets total)
- eviction via LRU model

Direct-Mapped

D	V	Tag	1	0	L
					0
					1
					2
					3
					4
					5
					6
					7

4-way Set-Associative

D	V	Tag	1	0	S	L
						1
						2
						3
						4
						5
						6
						7
						8

a)

15	3	1	0
Tag	A_L	A_W	

b)

15	1	0
Tag	A_S	A_W

Assuming word-addressability

- i) ii)
- 1: $A_W = 0, A_L = 000$, miss, bring (1)
 - 2: hit $\uparrow$ (1)
 - 3: $A_W = 1, A_L = 011$, miss, bring (3)
 - 4: $A_W = 0, A_L = 111$, miss, bring (4)
 - 5: $A_W = 0, A_L = 101$, miss, bring (5), edit so $D = 1$
 - 6: $A_W = 1, A_L = 111$, miss, bring (6), evict (4)
 - 7: $A_W = 0, A_L = 001$, miss, bring (7), edit so $D = 1$
 - 8: $A_W = 1, A_L = 111$, miss, bring (8), evict (6)
 - 9: $A_W = 0, A_L = 110$, miss, bring (9)
 - 10: $A_W = 0, A_L = 100$, miss, bring (10), edit so $D = 1$
 - 11: $A_W = 0, A_L = 010$, miss, bring (11)
 - 12: $A_W = 1, A_L = 010$, hit $\uparrow$ (11)
 - 13: $A_W = 1, A_L = 100$, hit $\uparrow$ (10)
 - 14: $A_W = 0, A_L = 011$, miss, bring (14), evict (3)
 - 15: $A_W = 0, A_L = 100$, miss, bring (15), evict (13)

ii)

$$\begin{aligned} \text{hits} &= 3 \\ \text{misses} &= 12 \\ \text{hit rate} &= \frac{\text{hits}}{\text{total}} = \frac{3}{15} = 0.2 \end{aligned}$$

d) i)		As	
1:	0	0	miss, bring (1)
2:	1	0	hit $\uparrow$ (1)
3:	1	1	miss, bring (3)
4:	0	1	miss, bring (4)
5:	0	1	miss, bring (5), edit so $D=1$
6:	1	1	miss, bring (6)
7:	0	1	miss, evict LRU(1) = (3), bring (7), edit so $D=1$
8:	1	1	hit $\uparrow$ (4)
9:	0	0	miss, bring (9)
10:	0	0	miss, bring (10), edit so $D=1$
11:	0	0	miss, bring (11)
12:	1	0	hit $\uparrow$ (11)
13:	1	0	hit $\uparrow$ (10)
14:	0	1	miss, evict LRU(1) = (5), bring (14)
15:	0	0	miss, evict LRU(1) = (1), bring (12)

ii) * hits = 4 hit ratio = $\frac{\text{hits}}{\text{total}} = \frac{4}{15} = 0.267$
 * misses = 11