

Lecture 1

- * midterm 2024-10-16 or October 16
- * analog: signal changing in time over continuous values
- * Digital: discrete signals (fixed values representing things)
 - ↳ eg: binary (2 possible values) "0" or "1"

Representing in Binary

ground "Low" or "High"
 ↘ "GND" or "Power supply Voltage"

- * decimal system: base 10 → 0, 1, 2, ..., 8, 9
- * binary system: base 2 → 0, 1
- * hexadecimal system: base 16 → 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

Eg: $8547 = 8 \times 10^3 + 5 \times 10^2 + 4 \times 10^1 + 7 \times 10^0$

Binary: 0 or 1

$$V(B) = b_{n-1} 2^{n-1} + b_{n-2} 2^{n-2} + \dots + b_0 2^0$$

Eg: $(1101)_2 = 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 13$

Labels: MSB (pointing to the leftmost '1'), LSB (pointing to the rightmost '1'), binary, n=4 (pointing to the number of bits).

bit	bit	#
0	0	0
0	1	1
1	0	2
1	1	3

MSB - most significant bit
 LSB - least significant bit

$(1101)_2 \rightarrow (13)_{10}$

* 8 bits = 1 byte

Lecture 2

Sep 5, 2024

going from decimal \rightarrow binary, other systems

Decimal to Binary

divide by 2 and check if remainder is 1 or 0

$\div 2$; remainders; LSB \rightarrow MSB

Eg: $(9)_{10}$

$9 \div 2 = 4.5$	remainder	
$4 \div 2 = 2.0$	1	LSB
$2 \div 2 = 1.0$	0	
$1 \div 2 = 0.5$	0	
$0 \div 2 = 0.0$	1	MSB

Diagram showing the division process with arrows pointing from the quotient of one step to the dividend of the next, and a downward arrow indicating the order of bits from LSB at the top to MSB at the bottom.

$(9)_{10} \rightarrow (1001)_2$

Hexadecimal

4-bit binary segments

hex reduces the size need to convey info

Binary	Hex	Decimal
0000	0	0
0001	1	
0010	2	:
0011	3	
:	:	
1001	9	9
1010	A	10
1011	B	11
:	:	:
1111	F	15

Eg: $(0001\ 0010\ 0011\ 0100)_2 \Rightarrow (1234)_{16}$

1 2 3 4
MSB \rightarrow LSB

think about if binary represents

- \hookrightarrow numbers
- \hookrightarrow instructions
- \hookrightarrow ASCII code

currently missing: negatives, floats, 2.34×10^3

Hex to Decimal

$$(241)_{16} = 1 \times 16^0 + 4 \times 16^1 + 2 \times 16^2$$

\uparrow \uparrow
 MSB LSB

$$= (577)_{10}$$

$$\begin{array}{r} 241 \\ 210 \\ \hline \end{array}$$

powers of 16

$$\therefore (241)_{16} = (577)_{10}$$

Hex to Binary

$$(241)_{16} \rightarrow (0010 \ 0100 \ 0001)_2$$

$$(241)_{16} = (001001000001)_2$$

Decimal to Hex [÷16, remainder]

$$(577)_{10}$$

$$577 \div 16 = 36.0625$$

$$36 \div 16 = 2.25$$

$$2 \div 16 = 0.125$$

remainders

1

LSB

4

2

MSB

$$\therefore (577)_{10} = (241)_{16}$$


Look at

• Binary


• Hexadecimal

Logic Circuits

- design is for binary (1 and 0)
- on, off; high, low → think of "switches"
- Boolean logic



Eg:



x is input

input	output	} states
$x = 0$	L off = 0	
$x = 1$	L on = 1	

• Logic Expression


$$L(x) = x$$

Logic Circuits

logic expressions:

→ AND

2 conditions need to be true for it to happen




“ L is ON when
 $x_1 = 1$ AND
 $x_2 = 1$ ”

$L = x_1 \cdot x_2$ AND operator

“ L is OFF otherwise ”

→ OR

something or something needed for it to happen




⇒ L is ON when $x_1 = 1$ OR $x_2 = 1$

⇒ L is OFF when $x_1 = 0$ and $x_2 = 0$

$L = x_1 + x_2$ OR operator

→ NOT

- complement of a signal or inverted signal
- one input and one output
- switch is path to ground || to light



NOT operator

$L = \bar{x}$

typing code

$L = !x$



$L = \text{NOT } x$

$L = \sim x$


- ⇒ L = 1 when $x = 0$
- ⇒ L = 0 when $x = 1$

AND, OR, NOT $\xrightarrow{1,0}$ Boolean

Symbols




Eg:




★ → Truth Table


consider all possible inputs → output



x_1	x_2	f
0	0	0
0	1	0
1	0	0
1	1	1




x_1	x_2	f
0	0	0
0	1	1
1	0	1
1	1	1



x	f
0	1
1	0

Eg: Adder


1-bit adder



b_1	b_0	sum — s_1, s_0
0	0	00
0	1	01
1	0	01
1	1	10

- If b_1 AND b_0 are 1, then $s_1 = 1$
- If $b_1 b_0 = 01$ or $b_1 b_0 = 10$, then $s_0 = 1$
- Expression: $s_0 = \overline{b_1} \cdot b_0 + b_1 \cdot \overline{b_0}$
 $s_1 = b_1 b_0$

• make ckt for HW



Sep 6, 2024

Verilog

```
module example3 (x1, x2, s, f)
```


```
input x1, x2, s;
```

```
output f;
```

```
assign f = (~s & x1) | (s & x2);
```

```
endmodule
```

$$f = \bar{s}x_1 + sx_2$$



Week 2: Lec 1

Sep 10, 2024


- logic gates, inverted logic, timing diagram, boolean algebra

Logic Gates

- AND \Rightarrow $x_1 \cdot x_2$
- OR \Rightarrow $x_1 + x_2$
- Not \Rightarrow \bar{x}_1
- XOR (exclusive OR) \Rightarrow $f = x_1 \oplus x_2$





x_1	x_2	f
0	0	0
0	1	1
1	0	1
1	1	0

main difference from OR regular




implementing XOR using AND and OR gates

Inverted Logic



Exercise

$x = A + \bar{B} \cdot C$ (no inverted logic) (only A, B, and C)




Order of Operations


$x = A + (\bar{B} \cdot C)$

Timing Diagrams

Eg: $f = \bar{x}_1 + (x_1 \cdot x_2)$ only have x_1 and x_2 helps box




x_1	x_2	f	A	B
0	0	1	1	0
0	1	1	1	0
1	0	0	0	0
1	1	1	0	1



Timing diagram \rightarrow no propagation delay for gates

(input-output)



Boolean Algebra



Order of OPP

$f_1 = \bar{x}_1 + x_1 \cdot x_2$ $f_2 = \bar{x}_1 + x_2$

NOT
AND
OR

f_1

f_2



x_1	x_2	f_1
0	0	1
0	1	1
1	0	0
1	1	1

x_1	x_2	f_2
0	0	1
0	1	1
1	0	0
1	1	1

We can see f_1 and f_2 have same outputs for given inputs ... f_1 is equal to f_2

Axioms of Boolean Algebra


Duality = flip sign and value $\begin{cases} 0 \cdot 0 = 0 \\ 1 + 1 = 1 \end{cases}$

12b. $x + y \cdot z = (x + y) \cdot (x + z)$

DeMorgan's Theorem: $\overline{x \cdot y} = \bar{x} + \bar{y}$ $\overline{x + y} = \bar{x} \cdot \bar{y}$

De Morgan's Theorem

$\overline{x \cdot y} = \bar{x} + \bar{y}$




I Ex: $f = \overline{x_1 \cdot \bar{x}_3} + \overline{x_1 \cdot x_3} + \overline{\bar{x}_2 \cdot \bar{x}_3} + \overline{\bar{x}_2 \cdot x_3}$

12a $= x_1 \cdot (\bar{x}_3 + x_3) + \bar{x}_2 \cdot (\bar{x}_3 + x_3)$

$= x_1 + \bar{x}_2$

x_3 not needed and fewer gates


Venn Diagrams




Proof with Venn Diagram

$x \cdot (y + z) = x \cdot y + x \cdot z$

Do
RHS



Designing



- f = 1 if ball is too large or cond 1
if ball is too small and too light cond 2

$$f = s_2 + s_1 s_0$$


Truth Table

Show the 2 f are the same


s_2	s_1	s_0	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1 ← $\bar{s}_2 s_1 s_0$
1	0	0	1 ← $s_2 \bar{s}_1 \bar{s}_0$
1	0	1	1 ← $s_2 \bar{s}_1 s_0$
1	1	0	1 ← $s_2 s_1 \bar{s}_0$
1	1	1	1 ← $s_2 s_1 s_0$

$f = \bar{s}_2 s_1 s_0 + s_2 \bar{s}_1 \bar{s}_0 + s_2 \bar{s}_1 s_0 + s_2 s_1 \bar{s}_0 + s_2 s_1 s_0$

f is sum of these



Notation



Precedence : NOT → AND → OR

Sum of Products (SOP)

what does it take to get 1?

row #	x_1	x_2	x_3	minterm	f
0	0	0	0	$\bar{x}_1 \cdot \bar{x}_2 \cdot \bar{x}_3 = m_0$	
1	0	0	1	$\bar{x}_1 \cdot \bar{x}_2 \cdot x_3 = m_1$	
2	0	1	0	⋮	
3	0	1	1	⋮	
4	1	0	0	$x_1 \cdot \bar{x}_2 \cdot \bar{x}_3 = m_4$	
5	1	0	1	⋮	
6	1	1	0	⋮	
7	1	1	1	$x_1 \cdot x_2 \cdot x_3 = m_7$	

canonical SOP:

$$f(x_1, x_2, x_3) = \sum_{i=0}^n m_i \quad \text{where } m_i \text{ is 1 when } f \text{ needs to be 1}$$


I SOP Ex: function given as follows

row #	x ₁	x ₂	f	minterms
m ₀	0	0	1	$\bar{x}_1 \cdot \bar{x}_2$
m ₁	0	1	1	$\bar{x}_1 \cdot x_2$
m ₂	1	0	0	$x_1 \cdot \bar{x}_2$
m ₃	1	1	1	$x_1 \cdot x_2$

SOP: $f = m_0 \cdot f_0 + m_1 \cdot f_1 + m_2 \cdot f_2 + m_3 \cdot f_3$
 $= m_0 + m_1 + m_2 \cdot 0 + m_3$
 $= \bar{x}_1 \cdot \bar{x}_2 + \bar{x}_1 \cdot x_2 + x_1 \cdot x_2 \leftarrow \text{circuit}$
 $\vdots \text{ textbook simplify}$
 $= x_2 + \bar{x}_1 \leftarrow \text{circuit (note: smaller)}$

HW simplify

$$\begin{aligned} \bar{x}_1 \cdot \bar{x}_2 + \bar{x}_1 \cdot x_2 + x_1 \cdot x_2 &= \bar{x}_1 \cdot (\bar{x}_2 + x_2) + x_1 \cdot x_2 \\ &= \bar{x}_1 \cdot \bar{x}_2 + x_2 \cdot (\bar{x}_1 + x_1) \\ &= \bar{x}_1 \cdot \bar{x}_2 + x_2 \\ &\rightarrow = \bar{x}_1 + x_1 \cdot x_2 \end{aligned}$$



$\bar{x}_1 + x_1 \cdot x_2$

Product of Sums (Pos)

duality $0 \leftrightarrow 1$
AND \leftrightarrow OR

row #	x	y	f	maxterm
0	0	0	0	$x + y$
1	0	1	1	$x + \bar{y}$
2	1	0	1	$\bar{x} + y$
3	1	1	1	$\bar{x} + \bar{y}$

what does it take for the sum to be 0?

Canonical POS: $f = x + y$

General outcome: $f = \prod M_i$ ← these are those that produce each needed 0

Cost of a Circuit

Cost of a circuit = total number of gates + total number of inputs to all gates

II

Ex:




$C = 2 + 4 = 6$

$C = 1 + 10 = 11$

Cost = (total # gates) + (total # inputs to all gates)


Sep 13, 2023

Multiplexer



s will select which input goes to output

Ex: 2-1 multiplexer




• if s_0 goes to x_1 , then x_2 will get \bar{s}_0

Week 3: Lecture 1

Sep 17, 2024

Multiplexer (mux)

• 1-bit 2 to 1 multiplexer




s_0	x_1	x_2	f
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Sum of products

$$\begin{aligned}
 &= \bar{s}_0 x_1 \bar{x}_2 + \bar{s}_0 x_1 x_2 + s_0 \bar{x}_1 x_2 + s_0 x_1 x_2 \\
 &= \bar{s}_0 x_1 (\bar{x}_2 + x_2) + s_0 x_2 (\bar{x}_1 + x_1) \\
 &= \bar{s}_0 x_1 + s_0 x_2
 \end{aligned}$$


Circuit: $f = \bar{s}_0 x_1 + s_0 x_2$

Truth Table




s_0	f
0	x_1
1	x_2

2 bit 2-1 Multiplexer




s	m ₀ , m ₁
0	x ₀ x ₁
1	y ₀ y ₁

Implement using 1bit 2to1 mux




1 bit 4-1 Multiplexer




s ₁ , s ₀	m
00	a ←
→ 10	b
01	c ←
→ 11	d

implement w/ 1bit 2to1 mux



Hardware Description Language (HDL)

Ex: 1-bit 2to1 multiplexer




$$f = \bar{s}x + sy$$

```

module mux2to1(x, y, s, f);
    input x, y, s;
    output f;
    assign f = (~s & x) | (s & y);
endmodule
    
```

Ex: 2 bit 2to1 multiplexer


here, things are like vectors (eg: x will have x₀ and x₁)



```

module mux2to1_2bit(X, Y, s, M);
    input [1:0] X, Y;
    input s;
    output [1:0] M;
    assign M[0] = (~s & X[0]) | (s & Y[0]);
    assign M[1] = (~s & X[1]) | (s & Y[1]);
endmodule
    
```

Verilog Hierarchy



```


module mux2tol_2bit(X, Y, S, M);
    input [1:0] X, Y;
    input S;
    output [1:0] M;
    mux2tol u1(X[0], Y[0], S, M[0]);
    mux2tol u2(X[1], Y[1], S, M[1]);
endmodule
    
```

```


module mux2tol(x, y, s, m)
    input x, y, s;
    output m;
    assign M = (~s & x) | (s & y);
endmodule
    
```

this goes after
this main module


Ex: 7-segment display



a circuit with inputs x_1, x_0 that can represent a 4-digit number



what we want to display



← 1123

	x_1	x_0	h_0	h_1	h_2	h_3	h_4	h_5	h_6
display 0	0	0	1	1	1	1	1	1	0
display 1	0	1	0	1	1	0	0	0	0
display 2	1	0	1	1	0	1	1	0	1
display 3	1	1	1	1	1	0	0	0	1

we have to develop a funct. for each

$$\star h_0 = \bar{x}_1 \bar{x}_0 + x_1 \bar{x}_0 + x_1 x_0 = x_1 + \bar{x}_0 \quad \text{SOP}$$

$$h_1 = 1$$


$$h_2 = \bar{x}_1 + x_0$$

$$h_3 = h_0 = x_1 + \bar{x}_0$$

$$h_4 = \bar{x}_0$$

$$h_5 = \bar{x}_1 \bar{x}_0$$

$$h_6 = x_1$$




• you can designate if you're going most significant to least significant or vice versa

register input 00
register input 01

you preprogram what you put in "field programmable gate array"

Look-up Table Concept ~ FPGA

Adder Circuits




we see 0 since we only have 1-bit repr.

half adder (2-bit)


x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$s = x \oplus y$

$c = x \cdot y$



Adder 3-bit



- assuming a0 and b0 are 1 and 1, the next bit over must add a1 and b1 but also take in a carry
- full adder since I can add numbers and also

we give names to our carry's

c_i	b_i	a_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


3-input XOR

$f = x \oplus y \oplus z$
 $= x \oplus (y \oplus z)$
 $= (x \oplus y) \oplus z$

$s_i = a_i \oplus b_i \oplus c_i$

$c_{i+1} = a_i b_i +$

Define Full Adder



each full adder can accept 2 bits to add and can take a carry bit

this carry bit, if it causes overflow, can pass it over

define as wire


programming view: these are internal things... a variable that changes over time, as the thing is working, these will change: a wire that can change as things are changing

NAND, NOR Logic Network

- can have AND, OR or NAND, NOR setups
- at transistor level, NAND has fewer transistors than AND (using CMOS technology)

Lab 1

part 2



$X: [x_0, x_1, x_2, x_3]$

if $s=0, M=X$

$Y: [y_0, y_1, y_2, y_3]$

$s=1, M=Y$

$M: [m_0, m_1, m_2, m_3]$

s	M
0	X
1	Y

4 bit 2to1 mux

assign $m = (\sim s \& x) | (s \& y)$; arrays

$sw_0 \rightarrow$ "s" input

display value "s" \rightarrow LEDR₀

$sw_{3-0} \rightarrow$ "X" input

connect output "M" \rightarrow LEDR₃₋₀

$sw_{7-4} \rightarrow$ "Y" input

connect unused LEDR's to "0"

2.)


s ₀	s ₁	M
0	0	u
0	1	v
1	0	w
1	1	w

s ₀	s ₁	m ₀	m ₁
0	0	u	
0	1	v	
1	0	w	
1	1	w	

part 3

s_1	s_0	u_1	u_0	v_1	v_0	w_1	w_0	m_1	m_0	
0	0	0	0	1	0	0	1	0	0	✓
0	1	0	1	0	1	0	0	0	1	✓
1	0	1	0	1	1	1	1	1	1	✓
1	1	0	0	0	0	1	1	1	1	✓
PINS	4 8	5 4	3 2	1 0				1 0		LED

Par 4




$C_1 C_0$	Char	h_0	h_1	h_2	h_3	h_4	h_5	h_6
00	d	0	1	1	1	1	0	1
01	E	1	0	0	1	1	1	1
10	1	0	1	1	0	0	0	0
11	" "	0	0	0	0	0	0	0


$h_0 = \bar{C}_1 \bar{C}_0$
 $h_1 = \bar{C}_1 \bar{C}_0 + C_1 \bar{C}_0$
 $h_2 = \bar{C}_1 \bar{C}_0 + C_1 \bar{C}_0$
 $h_3 = \bar{C}_1 \bar{C}_0 + \bar{C}_1 C_0$
 $h_4 = \bar{C}_1 \bar{C}_0 + \bar{C}_1 C_0$
 $h_5 = \bar{C}_1 C_0$
 $h_6 = \bar{C}_1 \bar{C}_0 + \bar{C}_1 C_0$

Part 5

$s_1 s_0$	m
00	u
01	v
10	w




Part 5




Subs Characters

00	d E 1
01	E 1 d
10	1 d E




$s w_1$	$s w_0$	Characters	$s 54$	$s 32$	$s 10$
0	0	00, 01, 10			
0	1	01, 10, 00	Hex2	Hex1	Hex0
1	0	10, 00, 01	↑	↑	↑
		HEX2 HEX1 HEX0	s54	s32	s10

0	0	Hex2	Hex1	Hex0
0	1	Hex1	Hex0	Hex2
1	0	Hex0	Hex2	Hex1




HEX2 HEX1 HEX0
 10 01 00




NAND, NOR


NOR $\overline{x+y} = \bar{x} \cdot \bar{y}$



NAND $\overline{xy} = \bar{x} + \bar{y}$




ex $f = (x_1 + x_2)(x_1 + x_3) \leftarrow$ POS




how to go to NAND/NOR implementation?

insert bubbles at 2 locat.



we actually have a NOR

Ex



add bubbles

NAND

H.W. also, show or implement as NAND




inverter with NAND gate

Karnanah Maps (Minimize/Optimize Logic Ckt / Func)

Ex:

x_1	x_2	f
0	0	1
0	1	1
1	0	0
1	1	1

$f = \bar{x}_1 \bar{x}_2 + \bar{x}_1 x_2 + x_1 x_2$ ①
 $= \bar{x}_1 (\bar{x}_2 + x_2) + x_1 x_2$
 $= \bar{x}_1 + x_1 x_2$



K-maps

x_1	0	1
x_2	0	1
0	1	0
1	1	1

a b

$\therefore f = \bar{x}_1 + x_2$







① since we get $f=1$ for all x_2 , only req. is \bar{x}_1

② since we get $f=1$ for all x_1 , only req. is x_2 .

- look for pairs of "1"s (NOT diagonal pairs)
- observe pair a: $f=1$ for all x_2 with \bar{x}_1 ①
- observe pair b: $f=1$ for all x_1 with x_2 ②
- Karnanah map uses combining (rule 14a): $x \cdot y + x \cdot \bar{y} = x$

base case

d	E	I
55H	532	510



Prime Implicant (P.I.)

1. can't be combined into another implicant that has fewer literals.
2. not fully contained within another implicant.
3. tend to be the largest groups of 1's.

Cover

- a collection of implicants that account for all valuations for which a given function is equal to 1.
↳ all the implicants that give you all the 1's.

Lowest Cost Implementation

- the cover of the prime implicants

Essential Prime Implicant

- those that include a 1 that is not in any other prime implicant.
- must be included in any cover of the function

Exam Tips

$$f = \sum m(1, 4, 5, 6)$$

$m_1, m_4, m_5,$ and m_6 have to each have /equal to 1


Summary: After making k-maps...

- 1) Find all the prime implicants
- 2) Identify essential prime implicants
↳ if all essential PI for the cover → done
- 3) Choose non-essentials to obtain a min-cost cover.

Minicost


- textbook: (inputs + all gates)
- general: (inputs + all gates ignoring inverters)

Ex:




Don't Cares

- 2 switches designed that they can't both be on at the same time



(minterms): $f = x_1 \bar{x}_2 + \bar{x}_1 x_2$ ← assuming $d=0$


- since the d situation will never happen, we can assume d is a zero or d is a 1
- so assume $d=1$



- you can assume some d's to be 1's and some d's to be 0's to make ckt. simpler.
↳ pick $d=1$ to optimize
↳ pick $d=0$ to help ignore


5-variable k-map

do one with $x_5 = 0$ and $x_5 = 1$



4-Variable Example

Find all P.I. = 7



Essential P.I.:

a) $x_2 \bar{x}_3$

b) $\bar{x}_2 x_3 \bar{x}_4$

f = $x_2 \bar{x}_3 + \bar{x}_2 x_3 \bar{x}_4 +$


c) $x_1 \bar{x}_3 \bar{x}_4 +$ d) $x_1 \bar{x}_2 \bar{x}_4$

essential since no other grouping accounts for it

d) can be replaced by $x_1 \bar{x}_3 \bar{x}_4$

K-Map POS


looking for 0's



$f = (+) (+ +) \dots$

$\bar{x}_2 + x_3 \bar{x}_4$
we bar since we want 0 trying to make 0

Ex: $f = xz + y\bar{z} + xy$ is this min cost sop expression?



current expression does 3 groups but lowest cost is

$f = y\bar{z} + xz$

boolean algebra

$f = xz + xy + y\bar{z}$

$= x(z+y) + y\bar{z}$

introduce $(z+\bar{z}) = 1$ with a term to help

consensus $x \cdot y + \bar{x} \cdot z + y \cdot z = xy + \bar{x} \cdot z$

$= xz + y(z + \bar{z})$


Part 1

SW₇₄: HEX I

display 0 to 9

SW₃₀: HEX O

valuations 1010 to 1111 as don't cares



SW₇₆₅₄ or

SW₃₂₁₀

Character	h ₀	h ₁	h ₂	h ₃	h ₄	h ₅	h ₆
0	1	1	1	1	1	1	0
1	0	1	1	0	0	0	0
2	1	1	0	1	1	0	1
3	1	1	1	1	0	0	1
4	0	1	1	0	0	1	1
5	1	0	1	1	0	1	1
6	1	0	1	1	1	1	1
7	1	1	1	0	0	0	0
8	1	1	1	1	1	1	1
9	1	1	1	1	0	1	1

$\overline{x_4} \overline{x_3} \overline{x_2} \overline{x_1}$

$x_4 x_3$	$x_2 x_1$	00	01	11	10
00	1 ^c	0	1 ^d	φ	
01	0	1	1	1 ^e	
11	0	0	0	0	
10	1	1	0	0	

SOP

$$f_0 = x_1 x_3 \overline{x_4} + \overline{x_2} \overline{x_3} x_4$$

$$+ \overline{x_1} \overline{x_2} \overline{x_3} \overline{x_4} + x_1 x_2 \overline{x_3} \overline{x_4}$$

$$+ \overline{x_1} x_2 x_3 \overline{x_4} + \overline{x_1} x_2 \overline{x_3} \overline{x_4}$$

h₀

h₁

$x_4 x_3$	$x_2 x_1$	00	01	11	10
00					
01			0		0
11					
10					

POS

$$f_1 = (\overline{x_1} + x_2 + \overline{x_3} + x_4)$$

$$(x_1 + \overline{x_2} + \overline{x_3} + x_4)$$

h₂

$$f_2 = x_1 + \overline{x_2} + x_3 + x_4$$

h₃

$$f_3 = (\overline{x_1} + x_2 + x_3 + x_4)(x_1 + x_2 + \overline{x_3} + x_4)(\overline{x_1} + \overline{x_2} + \overline{x_3} + x_4)$$

h₄

$x_4 x_3$	$x_2 x_1$	00	01	11	10
00		1 ^a			1 ^b
01					1
11					
10		1			

SOP

$$f_4 = \overline{x_1} x_2 \overline{x_4} + \overline{x_1} \overline{x_2} \overline{x_3}$$

h₅

$x_4 x_3$	$x_2 x_1$	00	01	11	10
00		1	0	0	0
01		1	1	0	1
11		1	1	1	1
10		1	1	1	1

POS

$$f_5 = (x_3 + x_4 + \overline{x_1})(x_1 + \overline{x_2} + x_3 + x_4)$$

$$(\overline{x_1} + \overline{x_2} + \overline{x_3} + x_4)$$

h₆

$$f_6 = (x_1 + x_2 + x_3 + x_4)(\overline{x_1} + x_2 + x_3 + x_4)(\overline{x_1} + \overline{x_2} + \overline{x_3} + x_4)$$

POS


$x_4 x_3$	$x_2 x_1$	00	01	11	10
00		0	0		
01				0	
11					
10					

$$f_6 = (x_3 + x_4 + x_2)(\overline{x_1} + \overline{x_2} + \overline{x_3} + x_4)$$

Part 2

$V = V_3V_2V_1V_0 \mapsto D = d_3d_2d_1d_0$

$V_3V_2V_1V_0$	$d_3d_2d_1d_0$
0000	00
0001	01
...	...
1001	09
1010	10
...	...
1111	15



Z will be 0 for 0-9
Z will be 1 for 10-15



$V_3V_2V_1V_0$	Z
0000	0
0001	0
...	...
1001	0
1010	1
1011	1
1100	1
1101	1
1110	1
1111	1

V_3V_2	V_1V_0	00	01	11	10
00					
01					
11		1	1	1	1
10				1	1

part 2
make sure to add $V_4 = 0$

$Z_1 = V_2V_3 + V_1\bar{V}_2V_3$

this is our select



designing ckt A:

$V_3V_2V_1V_0$	$A_3A_2A_1A_0$
1010	0000
1011	0001
1100	0010
1101	0011
1110	0100
1111	0101

$A_3 = 0$

$A_2 = V_1V_2V_3$

$A_1 = \bar{V}_1V_2V_3$

$A_0 = V_0V_2V_3 + V_0V_1V_3$

V_3V_2	V_1V_0	00	01	11	10
00		d	d	d	d
10					
11				1	1
10					

HEX1 $\left\{ \begin{array}{l} Z=0: \text{print } \square \\ Z=1: \text{print } \square \end{array} \right.$

HEX0 $\left\{ \begin{array}{l} Z=0: V \\ Z=1: A \text{ ckt} \end{array} \right.$

$SW_{30} \rightarrow V_{30}$

4bit 2to1 mux taken from lab1 part2

\square : 0000

\square : 0001

Part 3

x_2	x_1	0	1
0			1
1		1	

$\bar{x}_2x_1 + x_2x_1 \rightarrow \text{"A"}$

$SW_{74} : A$

$SW_{30} : B$


$SW_{00} : \text{carry in } C_{in}$

$LEDR_{85} \leftarrow S$

$LEDR_9 \leftarrow C_{out}$

$LEDR_0 \leftarrow C_{out} \rightarrow LEDR_0$


$LEDR_1 \leftarrow S \rightarrow LEDR_{41}$



node ①: $a\bar{b} + \bar{a}b$
 $n = a\bar{b} + \bar{a}b$
 $n = a \oplus b$

$s = c_i \bar{n} + \bar{c}_i n$
 $s = c_i \wedge n$

$B_3 B_2 B_1 B_0$	$A_3 A_2 A_1 A_0$	C_{in}	$S_3 S_2 S_1 S_0$	C_{out}
0000	0000	0	0000	0
① 0001	0001	0	0010	0
② 0011	0001	1	0101	0
③ 1010	0101	0	1111	0
④ 1001	1111	1	1001	1
⑤ 1111	1111	1	1111	1





Part 4

X: SW₇₄ BCD(X) → HEX 5
 Y: SW₃₀ BCD(Y) → HEX 3
 C_{in}: SW₈ BCD(S₁) → HEX 1
 BCD(S₀) → HEX 0

error: LED₉
 if X > 9 $X_3 X_2 X_1 X_0$
 or Y > 9

$X_7 X_6 X_5 X_4 \quad Y_3 Y_2 Y_1 Y_0 \quad c_{in}$


$N_4 N_3 N_2 N_1 N_0$	Z	Q
(0) 00000	0	00
(1) 00001	0	00
...
(9) 01001	0	00
(10) 01010	1	00
01011	1	00
...
(15) 01111	1	00
(16) 10000	0	01
(17) 10001	0	01
(18) 10010	0	01
(19) 10011	0	01



$N_4 = 1$
 $Q = N_4 \bar{N}_3 \bar{N}_2$

Designing CKT B:

$N_4 N_3 N_2 N_1 N_0$	$B_3 B_2 B_1 B_0$
10000	0110
10001	0111
10010	1000
10011	1001




$B_3 = N_4 \bar{N}_3 \bar{N}_2 \bar{N}_1 \bar{N}_0 + N_4 \bar{N}_3 \bar{N}_2 \bar{N}_1 N_0$
 $B_2 = N_4 \bar{N}_3 \bar{N}_2 N_1$
 $B_1 = N_4 \bar{N}_3 \bar{N}_2 N_1$
 $B_0 = N_4 \bar{N}_3 \bar{N}_2 \bar{N}_1 \bar{N}_0 + N_4 \bar{N}_3 \bar{N}_2 N_1 \bar{N}_0$

$Z = \bar{N}_4 N_2 N_3 + \bar{N}_4 N_1 \bar{N}_2 N_3$

Total is the 5-bit number we get after summing X and Y

$$N = N_4 N_3 N_2 N_1 N_0 \rightarrow S, S_0$$




Modified CKT A:

$$A_3 = 0$$

$$A_2 = N_1 N_2 N_3 \bar{N}_4$$

$$A_1 = \bar{N}_1 N_2 N_3 \bar{N}_4$$

$$A_0 = N_0 N_2 N_3 \bar{N}_4 + N_0 N_1 N_3 \bar{N}_4$$



Modified CKT B

$$B_3 = N_4 \bar{N}_3 \bar{N}_2 N_1 \bar{N}_0 + N_4 \bar{N}_3 \bar{N}_2 N_1 N_0$$

$$B_2 = N_4 \bar{N}_3 \bar{N}_2 \bar{N}_1 \bar{N}_0 + N_4 \bar{N}_3 \bar{N}_2 \bar{N}_1 N_0$$

$$B_1 = B_2$$


$$B_0 = N_4 \bar{N}_3 \bar{N}_2 \bar{N}_1 N_0 + N_4 \bar{N}_3 \bar{N}_2 N_1 N_0$$

number	Z	q	hex1	hex0
0	0	0	0	0
1	0	0	0	1
...				
8	0	0	0	0
9	1	0	0	0
10	1	0	1	0
11	1	0	1	1
12	1	0	1	2
...				
14	1	0		
15	1	0		
16	0	1		
...				
19	0	1		

Storage Elements and Sequential CKTs (Ch. 5)


- So far, we've done combinational circuits
- Combinational ckts: a logic circuit in which the output of the circuit only depends on the present value(s) of the input(s). (no way of remembering states)

Sequential CKTs



Basic Latch

example:




combinational logic

- door closed, no alarm
 - door open, alarm
 - door closed, no alarm
- we want alarm to stay on after activated

we still get output of 1 even after plugging out S (since inverter has its own power source)


how can we make it able to "reset?"



$R=0$ $R=0$
 $S=0$ $S=1$ $S=1$
 $Q=0,0$ $Q=1$ $Q=0$

"reset" forces Q to 0

RS Latch



characteristic table

S	R	Qa	Qb
0	0	0/1	0/1
0	1	0	1
1	0	1	0
1	1	0	0

no change, maintain what it was

a case we have to avoid is going from $(S=1, R=1)$ to $(S=0, R=0)$ or else outputs get unstable.


this is called a "reset-set latch"

how can we control when we want this?


t1 t2 t3

R=
S=
Qa=

Gated SR Latch




Clk	S	R	Q(t+1)
0	x	x	Q(t) no change
1	0	0	Q(t) no change
1	0	1	0
1	1	0	1
1	1	1	x




make sure R and S are not HIGH at the same time


Bubbles



Gated D Latch




CLK	D	Q(t+1)
0	X	Q(t)
1	0	0
1	1	1




- while clock is high, Q follows D
- while clock is low, Q holds its value regardless of what D is

Multiplexer D-Latch



A	B	F
0	X	0/1 ← stored value from before
1	0	0
1	1	1


Edge-Triggered D Flip-Flops (positive-edge)




- case 1: clock = 0, Qm = D, Q = unchanged
- case 2: clock = 1, Qm = unchanged, Q = D from case 1

- Qm doesn't instantly change when we go Clock = 0 to Clock = 1
- recall: latch is level sensitive

Timing diagram




Negative Edge-Triggered Flip-Flops



Put in
timing
diagram
and notes

Verilog for Sequential Circuits



if $s = 0$ $f = x_1$, else $f = x_2$

we want to treat s as something
that is stored (not just a wire
connection)

```

module mux(input x1, x2, s, output f);
    reg f;
    always @(x1, x2, s);
        if (!s)
            f = x1;
        else
            f = x2;
endmodule
    
```

← sensitivity list

- always@(sensitivity list) ← commands within executed only when sensitivity list stuff changes
- always@* ← commands within executed when anything inside changes
- combinational v.s. sequential

Cracked D-Latch

```
module latch(D, clk, Q);
    input D, clk;
    output reg Q;
    always @(D, clk)
        if (clk)
            Q = D;
endmodule
```

else Q=Q implied
Q is unchanged

- present n = 0, things happen
- clear n = 0, things happen


Asynchronous: clear_n = 0 Q = 0
 preset_n = 1 Q̄ = 1
 clear_n = 1 Q = 1
 preset_n = 0 Q̄ = 0

D-Flip-Flop

```
module flipflop(D, clock, Q);
    input D, clock;
    output reg Q;
    always @(posedge clock)
        Q <= D;
endmodule
```

S = X + Y v.s. S <= X + Y
 P = S[0] P <= S[0]

Preset and Clear




Flip Flop

```
module D_FF(input D, clock, output Q)
    reg Q; ← not "wise" anymore
    always @(posedge clock)
        Q <= D ← Q gets the value of what D was when we started
endmodule
```

looking for (+)ve edge of clock, because that's the only time Q can change (D can be whatever)

Reset (only writing code for reset)



← Synchronous reset

```
module DFF(D, Clock, Reset_n, Q);
    input D, Clock, Reset_n;
    output reg Q;
    always @(posedge Clock)
        if (Reset_n == 0)
            Q <= 1'b0;
        else
            Q <= D;
endmodule
```


← non-blocking event... "when this event occurred, what was D? put that to Q, not something D is currently"

Asynchronous Reset

```
always @(negedge Reset_n
    posedge Clock)
    if (Reset_n == 0)
        Q <= 1'b0;
    else
        Q <= D
```

8-bit Register

flip-flop is a register (holds a value when we put clock)



We want this to be synchronous

```
module RB(D, Clock, Reset-n, Q);
    input [7:0] D;
    input Clock, Reset-n;
    output [7:0] reg Q;
    always @ (posedge Clock)
        if (Reset-n == 0)
            Q <= 8'b0;
        else
            Q <= D;
endmodule
```

Lab 3

Oct 5, 2024

Part 1 Gated SR Latch

- When Clock is zero, Q has no change (no matter what S or R are)
- When Clock is 1, the following happens
 - R is 1 "resets" Q to zero
 - When S is 1, it sets our output Q to 1.
 - When S and R are both 0, Q has no change (holds value)
 - When S and R are both 1, we can't tell since Q is unstable

Part 2

D → SW₀
CLK → SW₁
Q → LED₀

Part 3

//
//
//

Part 4

(A)₁₆ → HEX₃₂
(B)₁₆ → HEX₁₀
(S)₁₆ → HEX₅₄
Cout → LED₀

input flow

SW₇₀ { A
 B

- set SW₇₀ to A
- store A in 8 bit register
- set SW₇₀ to B
- generate sum S = A + B
- show sum S on HEX₅₄
- show carry out on LED₀


things to do

- print out 0-16 in Hexadecimal

0 1 2 3 4 5 6 7 8 9 A B C D E F

KEY₀ → active-low asynchronous reset

KEY₁ → manual clock input



SW ₇₄ or SW ₃₀	Character	h ₀	h ₁	h ₂	h ₃	h ₄	h ₅	h ₆
1010	A	1	1	1	0	1	1	1
1011	B	0	0	1	1	1	1	1
1100	C	1	0	0	1	1	1	0
1101	D	0	1	1	1	1	0	1
1110	E	1	0	0	1	1	1	1
1111	F	1	0	0	0	1	1	1

h₀

		$x_2 x_1$			
$x_4 x_3$		00	01	11	10
00		1	0	1	1
01		0	1	1	1
11		1	0	1	1
10		1	1	0	1

$$f_0 = (\bar{x}_1 + x_2 + x_3 + x_4) \cdot (x_1 + x_2 + \bar{x}_3 + x_4) \cdot (\bar{x}_1 + x_2 + \bar{x}_3 + \bar{x}_4) \cdot (\bar{x}_1 + \bar{x}_2 + x_3 + \bar{x}_4)$$

h₁

		$x_2 x_1$			
$x_4 x_3$		00	01	11	10
00		1	1	1	1
01		1	0	1	0
11		0	1	0	0
10		1	1	0	1

$$f_1 = (\bar{x}_1 + \bar{x}_2 + \bar{x}_4) \cdot (x_1 + \bar{x}_2 + \bar{x}_3) \cdot (\bar{x}_1 + x_2 + \bar{x}_3 + x_4) \cdot (x_1 + x_2 + \bar{x}_3 + \bar{x}_4)$$

h₂

		$x_2 x_1$			
$x_4 x_3$		00	01	11	10
00		1	1	1	0
01		1	1	1	1
11		0	1	0	0
10		1	1	1	1

$$f_2 = (\bar{x}_4 + \bar{x}_3 + \bar{x}_2) \cdot (x_4 + x_3 + \bar{x}_2 + x_1) \cdot (\bar{x}_4 + \bar{x}_3 + x_2 + x_1)$$

h₃

		$x_2 x_1$			
$x_4 x_3$		00	01	11	10
00		1	0	1	1
01		0	1	0	1
11		1	1	0	1
10		1	1	1	0

$$f_3 = (\bar{x}_2 + \bar{x}_1 + \bar{x}_3) \cdot (x_2 + \bar{x}_1 + x_4 + x_3) \cdot (x_1 + x_2 + \bar{x}_3 + x_4) \cdot (x_1 + \bar{x}_2 + x_3 + \bar{x}_4)$$

h₄

		$x_2 x_1$			
$x_4 x_3$		00	01	11	10
00		1	0	0	1
01		0	0	0	1
11		1	1	1	1
10		1	0	1	1

$$f_4 = (x_1 + x_2 + \bar{x}_3 + x_4) \cdot (\bar{x}_1 + x_2 + x_3 + \bar{x}_4) \cdot (x_1 + x_4)$$

Pos

$$f_5 = (x_4 + x_3 + \bar{x}_1) \cdot (x_1 + \bar{x}_2 + x_3 + x_4) \cdot (\bar{x}_1 + \bar{x}_2 + \bar{x}_3 + x_4) \cdot (x_1 + x_2 + \bar{x}_3 + \bar{x}_4)$$

h₆

		$x_2 x_1$			
$x_4 x_3$		00	01	11	10
00		0	0	1	1
01		1	1	0	1
11		0	1	1	1
10		1	1	1	1


Pos

$$f_6 = (x_4 + x_3 + x_2) \cdot (\bar{x}_1 + \bar{x}_2 + \bar{x}_3 + x_4) \cdot (\bar{x}_4 + \bar{x}_3 + x_2 + x_1)$$

KEYO being active-low means 0V level means logical 1


↳ not pressed : 0V → KEYO = 1

↳ pressed and held : 1V → KEYO = 0



We want to reset our register when we press KEYO

↳ on negative edge, we do our resetting



Blocking v.s. Non-blocking Statement


$Q = D;$ // blocking

$Q <= D;$ // non-block

make sure statements are non-blocking when you have chain flipflops

- within an always block, the blocking assignments are evaluated in the order in which they appear
- however, non-blocking statements are evaluated concurrently and their order is not relevant

Ex



- snapshots in time → rising edge

- on rising edge, Q₁ is what W was, Q₂ is what Q₁ was @ rising edge

• Q₁ becomes what W was @ rising edge

• Q₂ becomes what Q₁ was @ rising edge

module example (W, Clock, Q₁, Q₂);

input W, Clock;

output reg Q₁, Q₂;

always @(posedge Clock)

begin

Q₁ = W;

Q₂ = Q₁;

end

endmodule

should be

Q₁ <= W;

Q₂ <= Q₁;

or

Q₂ <= Q₁;

Q₁ <= W;


Q₁ = W; this is wrong

Q₂ = Q₁;


since these are blocking assignments, Q₁ becomes W, and then Q₂ becomes Q₁, which is W

∴ Q₂ = Q₁ = W X


Registers




- has "n" flip flops
- load lets you "load" data
- clear initializes to zero



parallel load

If $L = 1$ and , each FF gets respective R

If $L = 0$ and , Q_0 gets W, Q_1 gets Q_0 , Q_2 gets Q_1 } we "shifted" or propagated down the line:

shift register

This ckt shows a shift register with the ability to parallel load


data simultaneously is loaded into register

```

module (
    :
    always @ (posedge Clock)
        if (L == 1)
            Q <= R;
        else
            begin
                Q[0] <= W;
                Q[1] <= Q[0];
                Q[2] <= Q[1];
            end
endmodule
    
```

T-Flip Flop

toggle flip flop




T	Q(t+1)
0	Q(t)
1	$\bar{Q}(t)$

← output is inverse of what Q was


• on rising edge of clock

↳ if toggle ON : Q flips its value

↳ if toggle OFF : Q stays and holds its value




Q can even change only on rise edge of clock



develop the table

T	Q(t+1)
0	
1	



exclusive OR


$$D = T \oplus Q$$

$$T=0, D = 0 \oplus Q = Q$$


$$T=1, D = 1 \oplus Q = \bar{Q}$$

Counter

3-bit up-counter





- not all flip flops are driven by our clock
- we're giving same input to them
- asynchronous, triggered, but not on the same thing




3-bit ripple up-counter

3-bit down-counter



Synchronous Counter




toggles every clock cycle (risedge)

toggles only when $Q_0 = 1$
 $\Rightarrow T = Q_0$

toggles only when $Q_0 = 1$ and $Q_1 = 1$
 $\Rightarrow T = Q_0 Q_1$

Enable Counter

- replace "1" with Enable \rightarrow when Enable = 1, counter works
- Enable = 0, counter stops (holds)
- add a clear-n capability



Verilog for 3-bit Counter

- enable feature, active low asynchronous reset feature

```

module counter_3 (clock, enable, resetn, Q)
    input clock, enable, resetn;
    output reg [2:0] Q;
    always @ (posedge clock, negedge resetn)
        begin
            if (resetn == 0)
                Q <= 3'b0;
            else if (enable == 1)
                Q <= Q + 1'b1; ← arithmetic "+"
        end
endmodule
    
```


Counter with Enable and Parallel Load

→ signal for load
↳ 0 or 1?


$Q <= D;$

JK-Flip Flop

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\bar{Q}(t)$




Reset Synchronization



When Q_0 & Q_2 are HIGH, you "load" 000 into FF, hereby "resetting it"

Combinational



f depends only on what x, y and z are currently

Eg. module eg5(D, Clock, Q1, Q2)

input D, Clock;

output reg Q1, Q2;

always@(posedge Clock)

begin


Q1 = D;

Q2 = Q1;

end

endmodule

← combinational




Sequential Version

when we enter always block

↳ evaluate assignments simultaneously

$Q_1 <= D;$ ← Q_1 takes the D value as we entered always

$Q_2 <= Q_1;$
↑
 Q_2 takes the Q_1 value as we entered always



Ex: module eg(x1, x2, x3, Clock, f, g)

input x1, x2, x3, Clock;

output reg f, g;

always@(posedge Clock)

begin


$f = x_1 \& x_2;$

$g = f | x_3;$


end

endmodule

- representing numbers
- boolean expressions
- minimizing ckt
- POS, SOP
- k maps
- sequencing devices
- verilog designs





$f <= x_1 \& x_2$
 $g <= f | x_3$



$f = x_1 \& x_2;$
 $g = f | x_3;$

Part 1

KEY0 → Clock
 SW₁ → Enable
 SW₀ → Clear



Part 2

Same inputs as part 1, except use HEX3-0

Part 3


50 MHz = 50×10^6 times per second

We want counter to update 1 time per second


- 1 bit → $2^1 = 2$, 1st cycle
- 2 bit → $2^2 = 4$, 3rd cycle
- 3 bit → $2^3 = 8$, 7th cycle
- x bit → $2^x = 50 \times 10^6$,

$$x = \frac{\ln(50 \times 10^6)}{\ln 2} = 25.57 \approx 25, 24^{th} \text{ cycle}$$

↓
26 div 2



Designing 4-bit Modulo-ten Counter




Q₀ toggles when Clock & Enable (not shown)

Q₁ toggles when Q₀

Q₂ toggles when Q₀ & Q₁


Q₃ toggles when Q₀ & Q₁ & Q₂ + ~~Q₀ & Q₁ & Q₂ & Q₃~~




T₀ = Enable
 T₁ = T₀ & Q₀
 T₂ = T₁ & Q₁

$$T_3 = (T_2 \& Q_2) | (Q_0 \& Q_1 \& Q_2 \& Q_3)$$

Reset Synchronization




once we pass "or see" 9,
we load into register the
value "0000" to reset.




$$\text{Load} = Q_0 \& Q_3$$

Part 4

3-bit modulo 6 counter, $\text{Load} = Q_0 \& Q_2$




Designing 6 to 1 multiplexer




s_2	s_1	s_0	m
0	0	0	a
0	0	1	b
0	1	0	c
0	1	1	d
1	0	0	e
1	0	1	f

$$= \bar{s}_n x + s_n y$$




Our mux is 2-bit




Finite State Machines (FSM) Ch. 6

Definition: A finite state machine is a sequential circuit that has inputs, flip flops, and output. 1955, 1956: uses current state and next state in its process


Edward Moore




Better Drawing



George Mealy



FSM Moore



- At any given clock cycle, the FSM has a state
- The state is represented y_1, \dots, y_k values (little y's)
- When the clock edge goes \uparrow , the next state Y_1, \dots, Y_k depends on the input w_1, \dots, w_n along with the present state y_1, \dots, y_k

Ex: Design an FSM that will produce an error signal (z) when the sequence of w (input) is 101 (1st clock w=1, 2nd clock w=0, 3rd clock w=1) in 3 successive clock cycles. error signal is "1".

Clock 1 2 3 4 5 6 7
 w 0 1 0 1 0 1 1
 z 0 0 0 0 1 0 1

set z=1 on next clock edge

or
 w 1 1 1 1 1 1 1
 z 0 0 0 0 0 0 1

101 from "2,3,4" happened again "4,5,6"

Step 1: create a state diagram (create a reset)

Legend: state (circle with name)
 output (circle with z)


Step 2: create a state table

Step 3: number of flip flops

a flip flop can store a 0 or 1, so it can represent 2 states

$2^n \leftarrow$ number of FFs
 $= 4 \leftarrow$ number of states $\Rightarrow n=2$ in this case

Step 1 State Diagram



Step 2


present state	next state		output z
	w=0	w=1	
A	A	B	0
B	C	B	0
C	A	D	0
D	C	B	1

Step 3

2 FF's

State	y ₂ y ₁
A	0 0
B	0 1
C	1 0
D	1 1

output FF1
output FF2



Step 3

Four states and we need $2^n = 4$, n is # of FF's

$\therefore n = 2 \leftarrow$ 2 FF's can generate 4 scenarios together


State	$y_2 y_1$
A	00
B	01
C	10
D	11

Step 4 State - Assigned Table + State Table

	Present State		Next State		Z
	y_2	y_1	$w=0$ $y_2 y_1$	$w=1$ $y_2 y_1$	
A	0	0	00 (A)	01 (B)	0
B	0	1	10 (C)	01 (B)	0
C	1	0	00 (A)	11 (D)	0
D	1	1	10 (C)	01 (B)	1

Step 5

a) derive comb. ckt α




for $y_2 = \bar{w}y_1 + wy_2\bar{y}_1$

for $y_1 = w$

w	$y_2 y_1$	
	0	1
00	0	0
01	1	0
11	1	0
10	0	1

w	$y_2 y_1$	
	0	1
00	0	1
01	0	1
11	0	1
10	0	1


b) derive comb. ckt for β




$$\therefore z = y_2 y_1$$

$y_2 y_1$	z
00	0
01	0
10	0
11	1

Step 6 : implement




Timing Diagram



+ refer to State Assign Table and ckt.


FSM Cont'd (fully encoded)



Alternative Design (One-hot encoding)

- use one FF for each state
- we had 4 states → four FF's

FF	State
$y_4 y_3 y_2 y_1$	
0001	A
0010	B
0100	C
1000	D



- y_1 is 1 when we are in state A
- y_2 is 1 " " " " state B
- y_3 is 1 " " " " state C
- y_4 is 1 " " " " state D

State A how do we get to state A?

1) $w=0$ and $y_1=1$ we're in state A

$$y_1 \bar{w} \leftarrow \text{A stays in A}$$

2) $w=0$ and $y_3=1$ we're in state C

$$y_3 \bar{w} \leftarrow \text{C "moves" to A}$$

$$\therefore Y_1 = y_1 \bar{w} + y_3 \bar{w}$$

State B

1) $w=1, y_2=1$

2) $w=1, y_4=1$

3) $w=1, y_1=1$

$$Y_2 = y_1 w + y_2 w + y_4 w$$

State C

1) $w=0, y_2=1$

2) $w=0, y_4=1$

$$Y_3 = y_2 \bar{w} + y_4 \bar{w}$$

State D

1) $w=1, y_3=1$

$$Y_4 = y_3 w$$

$$Z = Y_4$$

FSM 101 Sequence

```
module seq101(input clock, w, resetn, output z);
```

```
  reg [2:1] y, Y; ←  $y_1, y_2$  are present state FF's  

                     $Y_1, Y_2$  are next state FF's
```

```
  parameter [2:] A = 2b'00, B = 2b'01,  

                    C = 2b'10, D = 2b'11;
```

// comb. ckt alpha

always @(w, y)

controlling expression, from which we have "situations"

case (y)

```
  A: if (w) Y = B;  

     else Y = A;
```

```
  B: if (w) Y = B;  

     else Y = C;
```

```
  C: if (w) Y = D;  

     else Y = A;
```


```
  D: if (w) Y = B;  

     else Y = C;
```

you get these from the state assigned table (see 5 pages before)

default: statement

endcase



// Flip Flops

always @(posedge clock)

```
  if (resetn == 0)
```

```
    y <= A;
```

```
  else
```


```
    y <= Y;
```

// comb. ckt beta

```
  assign z = (y == D);
```


endmodule

Mealy Model



output now depends on the present state y as well as inputs

this is what separates Mealy Model from Moore model



State Table

Present state	Next state		z	
	w=0	w=1	w=0	w=1
A	A	B	0	0
B	C	B*	0	0
C	A	B	0	1

output uses input w
extra feature for Moore

Choose # FF's and Coding

3 states \Rightarrow requires 2 Flip-Flops

code: A=00, B=01, C=10

State Assigned Table

present state	next state		z		
	w=0	w=1	w=0	w=1	
$y_2 y_1$	$y_2 y_1$	$y_2 y_1$			
A	00	00	01	0	0
B	01	10	01	0	0
C	10	00	01	0	1

FSM: Mealy Model

- State Diagram
 - State Table
 - FF's and coding
 - State Assigned Table
 - Synthesize circuit
- General FSM process (either Moore, Mealy, one-hot)

y_1 :

$y_2 y_1$	w	
	0	1
00	0	1
01	0	1
11	d	d
10	0	1

$\therefore y_1 = w$

y_2 :

$y_2 y_1$	w	
	0	1
00	0	0
01	1	0
11	d	d
10	0	0


$y_2 = \bar{w} y_1$

z:


$y_2 y_1$	w	
	0	1
00	0	0
01	0	0
11	d	d
10	0	1

$z = w y_2$

Circuit Mealy Model




Timing Diagram



Another Implementation

* Use a state diagram that represents the last 3 values of w

1) create State Diagram



2) State table

Present State	Next State		Z
	w=0	w=1	
S ₀₀₀	S ₀₀₀	S ₁₀₀	0
S ₀₀₁	S ₀₀₀	S ₁₀₀	0
S ₀₁₀	S ₀₀₁	S ₁₀₁	0
S ₀₁₁	S ₀₀₁	S ₁₀₁	0
S ₁₀₀	S ₀₁₀	S ₁₁₀	0
S ₁₀₁	S ₀₁₀	S ₁₁₀	1
S ₁₁₀	S ₀₁₁	S ₁₁₁	0
S ₁₁₁	S ₀₁₁	S ₁₁₁	0

3) # of FF's and coding


8 states = $2^n \Rightarrow n = 3$ Flip Flop's

4) State Assigned Table

present state $y_3 y_2 y_1$	next state		Z
	w=0 $y_3 y_2 y_1$	w=1 $y_3 y_2 y_1$	
000	000	100	0
001	000	100	0
010	001	101	0
011	001	101	0
100	010	110	0
101	010	110	1
110	011	111	0
111	011	111	0


5) Synthesize CKE

$y_3 = w$ $y_2 = y_3$ $y_1 = y_2$ $z = y_3 \bar{y}_2 y_1$



Lab 5 Spoilers

Morse Code



clock_50 

"." is 0.5 sec pulse

"—" is 1.5 sec pulse


wait 0.5 sec b/n pulses

⇒ develop 0.5 sec enable





b₀ : dot
b₀ : dash

morse code



A . —
B — ...
⋮
H

Code length



Part 3

SW₂₋₀: inputs to set our letters

KEY₁: when pressed, transmit current letter

KEY₀: synchronous reset

SW ₂	SW ₁	SW ₀	letter
0	0	0	A
0	0	1	B
0	1	0	C
0	1	1	D
1	0	0	E
1	0	1	F
1	1	0	G
1	1	1	H

Let b₀ represent dots & dashes

"." is a "0"

"—" is a "1"




∴ $\bar{b}_0 = 0 = \cdot$

$b_0 = 1 = -$

+ We have HSE

Letter	Dot	Dash	LITRCNTR
A	0	1	2
B	0	0	4
C	0	1	4
D	0	0	3
E	0	0	1
F	0	1	4
G	0	0	3
H	0	0	4

What to feed in




HsecEn

- 50 MHz : 50×10^6 times/sec
- we want to update 2 times/sec
- 1 bit $\rightarrow 2^1 = 2 \Rightarrow$ updates $\frac{50(10)^6}{2}$ times/sec
- 2 bit $\rightarrow 2^2 = 4 \Rightarrow$ updates $\frac{50(10)^6}{4}$ times/sec
- \vdots
- in general : n bits $\rightarrow 2^n \Rightarrow$ updates $\frac{50(10)^6}{2^n}$ times/sec
- $2 = \frac{50(10)^6}{k} \Rightarrow k = 25(10)^6$
- $2^n = k = 25(10)^6 \Rightarrow n = \frac{\ln[25(10)^6]}{\ln 2} = 24.57$ bits
- go for 24 bits

Letter Selector

- 1) create mux that stores letters in register internally depending on \overleftarrow{sw}_{2-0}




Length Counter

- 1) create mux that stores the length of letters in internal register depending on \overleftarrow{sw}_{2-0} combos
- 2) from a wire reaching into \uparrow mentioned register, load a 3-bit down counter

- 1: 001
- 2: 010
- 3: 011
- 4: 100


$$z = \overline{Q_0} \& \overline{Q_1} \& Q_2$$

from our counter



once we get to "blank" we want to enable the shift register and down counter

FSM




One-hot Encoding

State	IF
A	000
B	001
C	010
D	011
E	100
F	101
G	110
H	111

Clock, reset-n, KEY1, HsecEn, b_0, enable, LED

Arbiter



device request r_1, r_2, r_3


access granted g_1, g_2, g_3

priority $r_1 > r_2 > r_3$

• can only give 1 device access at a time

• request: can I assume my request went in a queue? If not (like here) r_2 must keep it raised

• while it's accessing the resource, keep r high




Memory

storage of information

1) decoder

2) array of memory cells



m is the # of bits

2^m are # of unique addresses, row addressing

Decoder m -bits of address to generate 2^m outputs

Ex: $m=3$

A_2	A_1	A_0	O_7	...	O_0
0	0	0	0	...	1
...	0	...	10
...
1	1	1	100	...	0


RAM

$m=32$ (i.e 32-bit address)

$2^{32} = 4 \text{ GiB}$ of memory



that many unique addresses
→ if each row is 1 byte

Lab 5 Part 3







z = everything zero


State	code
A	000
B	001
C	010
D	011
E	100
F	101
G	110



When in G: you shift and downcount, then you go eightes




Memory Cont'd



byte addressing
8-bits

Another idea:

byte addressing does not limit you to a certain data bus



← address still accessed a byte, but we pull 32 bits and hardware extracts what you want

row addressing vs. byte addressing

Reading

- 1) set $WR = 0$
- 2) set address
- 3) decoder to translate address to give you an O_x
- 4) a row in memory is "activated" and data is on the data line

decoder is not clocked to anything


output "x"

Writing

- 1) set $WR = 1$
- 2) set address
- 3) decoder to translate
- 4) information on data line is "put" into memory

ensure all those many bits have something (a 1 or a 0)

SRAM 6-transistor 1-bit



Memory Cell Array

1) storage cell ← individual bits

(SRAM, DRAM)

↑ static


↓ dynamic

high impedance

2) Tri-state buffer (0, 1, Z)


Storage Cell

output from decoder




as long as inverters are powered, we hold values

Odd # of inverters



ring oscillator




tristate buffer

as long as there is power, cell holds value

lets us "overwrite" what's there

weak inverter, so say we're driving a zero, and we're showing in a 1, so our bottom inverter gives up


Tristate Buffer



to condition the signal

the two extra inverters make sure nothing goes the wrong direction

if simple switch



tristate




truth table

E	IN	OUT
0	x	high Z
1	0	0
1	1	1

impedance

DRAM




we can't hold on to the value indefinitely (we need periodic refresh)



franch capacitor


Array of Storage Cells



- * PMOS for logic 1
- * NMOS for logic 0
- * in this case, we don't need PMOS since cell inverters "bump" up and you don't worry of V_{th} threshold


tristate buffer, we can make system less noisy as a bonus

* can replace this SRAM w/h inverters with DRAM (we'd have to add mechanism for periodic refresh)




CE is a chip enable port



Timing of Signals



VGA



Signed Number Representation



Method 1 Sign - and - Magnitude

0 (+ve) magnitude (integer)
1 (-ve)

e.g. +5 \Rightarrow 0101
↑ ↑
 sign magnitude

-5 \Rightarrow 1101
↑ ↑
 sign magnitude

0000 \Rightarrow +0

1000 \Rightarrow -0

Method 2 (1's Complement)

negative number is k : $k = (2^n - 1) - P$ (+)ve number

ex // 4-bits

$$P = 0101 \text{ } \{ +5 \}$$

$$k = (2^4 - 1) - P$$

base 10 = $15 - 5 = 10$

binary

$$(1111)_2 - 0101 = 1010 \text{ } \{ -5 \}$$

you swap the zeroes and ones

• still have 2 forms of zero

* The 1's complement is the complement of each bit

Method 3 (2's Complement)

$$k = 2^n - P$$

the number you're trying to find the complement of

ex // $P = +5$

$$k = 2^4 - P$$

$$= 10000 - 0101$$

$$= 1011$$

0000 0

1

2

3

4

5

6

7

0111

1000

1001

-8

-7

1111 -1

Math

$$5 + 1 = 6$$

$$5 + (-1) = 4 \Rightarrow 0101$$

$$+ 1111$$

$$\hline 0100$$

overflow doesn't really do anything

this is 4

Observe

1's complement $k_1 = (2^n - 1) - P$

2's complement $k_2 = 2^n - P$

$$\therefore k_2 = k_1 + 1$$

take 1's complement and then add 1

Hand Calculation

* look at bits from right to left

* copy down all 0's and the first occurrence of 1

* then complement each remaining bit

bar everything, put a 1 at the right side

ex // -3 to 3

$$1101 \rightarrow \overline{1101} \rightarrow 0011$$

↑
already in 2's complement

ex // 6 to -6

$$0110 \rightarrow \overline{0110}$$

↓
2's complement → 1010

2's Complement to decimal

$$(-2)^{n-1} + \dots + 2^2 + 2^1 + 2^0$$

ex // $(1011)_2 \rightarrow -2^3 + 0 + 2^1 + 2^0 = -8 + 0 + 2 + 1 = -5$ ✓

Addition and Subtraction

Sign-and-magnitude

+ve number A

+ve number A

-ve number B

add -ve number B

+ve number A + number B

→ subtract smaller magnitude from larger magnitude

→ correct the sign

1's Complement

1's complement, so bar

$$\begin{array}{r} +5 \quad 0101 \\ +2 \quad +0010 \\ \hline +7 \quad 0111 \\ \text{+ve} \quad 7 \end{array}$$

$$\begin{array}{r} -5 \quad 1010 \\ +2 \quad +0010 \\ \hline -3 \quad 1100 \\ \text{-ve} \quad 3 \end{array}$$

$$\begin{array}{r} +5 \quad 0101 \\ + -2 \quad +1101 \\ \hline +3 \quad 0010 \\ \text{+ve} \quad 2 \end{array}$$

$$\begin{array}{r} 0011 \\ \text{+ve} \quad 3 \end{array}$$

$$\begin{array}{r} -5 \quad 1010 \\ + -2 \quad +1101 \\ \hline -7 \quad 0111 \\ \text{-ve} \quad 7 \end{array}$$

-3 1's complement


2's Complement

$$\begin{array}{r} +5 \quad 0101 \\ +2 \quad +0010 \\ \hline +7 \quad 0111 \\ \text{+ve} \quad 7 \end{array}$$

$$\begin{array}{r} -5 \quad 1011 \\ +2 \quad +0010 \\ \hline -3 \quad 1101 \\ \text{-ve} \quad 3 \end{array}$$

$$\begin{array}{r} +5 \quad 0101 \\ + -2 \quad +1110 \\ \hline +3 \quad 10011 \\ \text{+ve} \quad 3 \end{array}$$


$$\begin{array}{r} -5 \quad 1011 \\ + -2 \quad 1110 \\ \hline -7 \quad 11001 \\ \text{-ve} \quad 7 \end{array}$$



Subtract 2's Complement "you can just add the negative number"

$$\begin{array}{r}
 +5 \quad 0101 \\
 - +2 \quad -0010 \\
 \hline
 +3
 \end{array}
 \rightarrow
 \begin{array}{r}
 0101 \\
 + 1110 \\
 \hline
 \downarrow 0011 \\
 +3
 \end{array}$$

Adder Ckt (right subtracted from left)



XOR

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0

↑
think of b
as selector
bit

if $b=0$, it lets a thru (buffer)
if $b=1$, it inverts a (inverter)



Multiplication

unsigned integer



$$\begin{array}{r}
 12 \quad 1100 \\
 \times 11 \\
 \hline
 132
 \end{array}
 \quad
 \begin{array}{r}
 1100 \\
 \times 1011 \\
 \hline
 1100 \\
 0000 \\
 1100 \\
 \hline
 10000100
 \end{array}$$

$2^7 + 2^2 = 132$

★
PP¹⁵
for carry



Adder Review



highlight times when a and b equal

C_i	b_i	a_i	C_{i+1}	S_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$a_i = b_i \rightarrow C_{i+1} = b_i$
or $= a_i$

$a_i \neq b_i \rightarrow C_{i+1} = C_i$


when a_i equals b_i , C_{i+1} is b_i (or C_{i+1} is a_i)

when a_i is different from b_i , C_{i+1} is same as C_i


4-bit: Carry Bypass Adder



- * iff all four pairs of $a_i b_i$ are different, then C_{out} is \therefore equal to C_0
- * If we get a signal 1 at the last AND gate, then it means every $a_i b_i$ are different (due to XOR gate) so we can feed thru the original C_0 for C_4 (this will make the thing a tad bit faster just for this one case of all $a_i b_i$'s being different) and this only speeds up "Cout" propagation (doesn't speed up the actual addition ... S_i 's)




i) if all pairs of $a_i b_i \dots a_7 b_7$ are different, $C_8 = C_4$,



any one of $a_0 b_0 \dots a_3 b_3$ are equal (our trick from last page won't hold) so we must propagate

ii) If any pairs of $a_i b_i \dots a_7 b_7$ are the same





C_8 will make its own result, so C_8 independent of C_4

Timing Analysis

→ outcome is to determine the maximum clock frequency

Flip-Flop




t_{su} : set-up time
(minimum time b4 clock edge where D can't change)


t_h : hold-time (min time after clock edge where D can't change)

t_{cq} : clock-Q propagation delay
(time for Q to settle and be valid)

Timing



if t_h is less than t_{cq} , we aren't worried, but if $t_h > t_{cq}$, we take t_h instead



look for the critical path: the longest time

sometimes min/max

$$T_{min} = t_{cq} + t_{max} + t_{su}$$

$t_{cq} > t_h$


in general, $t_{cq} > t_h$

Ex: $t_{cq} = 1.5 \text{ ns}$, $t_{su} = 1 \text{ ns}$, $t_{mux} = 2 \text{ ns}$

$$T_{min} = (1 \text{ ns} + 2 \text{ ns} + 1.5 \text{ ns}) \left. \vphantom{T_{min}} \right\} \text{minimum period}$$

$$= 4.5 \text{ ns}$$

$$f_{max} = \frac{1}{T_{min}} = 200 \text{ MHz} \left. \vphantom{f_{max}} \right\} \text{maximum frequency}$$



Determine fastest frequency (look for T_{min})

look for the critical path

A: \rightarrow we have 2 equally long paths


$$\left. \begin{array}{l} Q_0 \rightarrow Q_2 \\ Q_1 \rightarrow Q_2 \end{array} \right\} T_{min} = t_{cq} + t_{su} + t_{AND} + t_{OR} + t_{mux}$$

FF'S





★
 t_{su}
from Q_2 ?

Hold Time Violation

you add a comb. ckt to have a delay




ensure that $t_{cq} \geq t_{hold}$ for FF to be correct



x happens during FF2's hold time

✓ okay since it happens after FF2's hold time




* Q_1 updated faster than it should have


* FF2 picks up not

the previous value of FF1, but the current

Clock Skew





We usually assume clocks for 2 FF's are identical, but there is a shift (period stays the same, but just shifted)



There is a shift, and this is w.r.t a reference point in time

t_{skew} refers to the fact that the arrival time of the clock edge is different

Ex:






$$T = T_{min} - T_{skew}$$

also check for hold-violations

Race Condition




Metastability



+ putting 1 stores a zero
 + putting $V_{DD}/2$ stores $V_{DD}/2$, so we don't know the logic level

the case our input is $V_{DD}/2$

* we might go either way, so here "metastable"



if Q_1 captures D at $V_{DD}/2$ for example, it may go up to 1 or go down to 0 (metastable)

+ we want clock period to be long enough so that Q_1 can resolve to a "1" or "0" before second FF can use it.

+ lesser of 2 evils: even though we didn't really know what our D was, we still don't want the nonsensical value $V_{DD}/2$ to propagate through the ckt, so we just wait till it stabilizes (use 2nd FF as "synchronizer")

Processor (platform dependent)

- carry out operations
- moving and processing data
- uses step-by-step instructions (machine code)


Ex: → datapath is 8-bits

→ 8 registers: $R_0, R_1, R_2, \dots, R_7$

→ inport (input port that can load data into registers)

→ move data between registers

→ add/subtract contents of registers



Instructions

Symbol $[R_y] \equiv$ contents of register R_y

0. $mv\ R_x, R_y$ // move $R_x \leftarrow [R_y]$

1. $mvi\ R_x, \#D$ // $R_x \leftarrow \#D$

\leftarrow D is a sequence of numbers from dataline

2. $add\ R_x, R_y$ // $R_x \leftarrow [R_x] + [R_y]$

\leftarrow (move immediate)

3. $subtract\ R_x, R_y$ // $R_x \leftarrow [R_x] - [R_y]$

Binary Representation (defines Opcode, 8-bits,

$\underbrace{II}_{\text{instruction}} \underbrace{XXX}_{R_x} \underbrace{YYY}_{R_y}$

we have 8 registers, so we need 3 bits to define registers

\leftarrow
00 mv
01 mvi
10 add
11 subtract

Ex: copy contents of R_4 into R_2

$mv\ R_2, R_4 \leftrightarrow 00010100$

"assembly"

"machine code"

Ex: $mvi\ R_3, \#D$

assume that when the move immediate code is read, the processor can next read $\#D$ from Dline

Terminology

* $mv, mvi, add, sub \leftarrow$ these are assembly language instructions. (note: these are specific to the processor platform)

* The encoding of the instructions is the opcode
* Assembly code to get us to machine code

Execution of Instructions


* Each instruction appears on our Pin and is stored in IR on (at) the T_0 clock cycle
* Then the FSM will set the control signals (LR_0, LR_1, \dots) on the following clock cycles as needed

Ex:



Instruction	T0	T1	T2	T3
mv	LIR	sel = Ry, LRx = 1, done		
mvi	LIR	sel = DCH, LRx = 1, done		
add	LIR	sel = Rx, LA = 1,	sel = Ry, addsub = 1, LG = 1,	sel = G, LRx = 1, done
sub	LIR	sel = Rx, LA = 1,	sel = Ry, addsub = 0, LG = 1,	sel = G, LRx = 1, done

FSM


additional inputs: clock, resetn, run = 0 (processor is stopped)
run = 1 (processor is running)





Transistors and Logic Gates





P-type Si




NMOS





PMOS



CMOS : Complementary MOS




Transistor Pass Characteristics



- NMOS best at passing 0
- PMOS best at passing 1



Aside



when ON;
 assume $R = 10k\Omega$, $V_{DD} = 2.5V$
 $I = \frac{2.5}{10k} = 0.25mA$


imagine 10 million of these $\Rightarrow I = 2500A$

Use



Week 12: Lecture 2

Inverter (NOT Gate)



Vin	Vout	Pullup	Pull-down
0	1	ON	OFF
1	0	OFF	ON


0 \equiv Gnd
 1 \equiv VDD

- \rightarrow "0" turns on PMOS
- \rightarrow PMOS passes VDD (or 1)
- \rightarrow no power dissipation at 0 or at 1
- \rightarrow but there will be power dissipation during transitions
- \rightarrow notice at 0 or at 1, only one network is ON.
- \rightarrow you'll never have both off, and both are ON only during transitions.

NAND Gate

$$f = \overline{x_1 x_2} = \overline{x_1 + x_2}$$

can be implemented with PMOS



since passing in a zero makes PMOS turn on (PMOS pull-up)

pull-down: you bar func.

$$\overline{f} = \overline{\overline{x_1 x_2}} = x_1 x_2$$

← series

x_1	x_2	which Q on/off?				f
		Q ₁	Q ₂	Q ₃	Q ₄	
0	0	on	on	off	off	1
0	1	on	off	off	on	1
1	0	off	on	on	off	1
1	1	off	off	on	on	0

AND



• "OR" transistor in || parallel
• "AND" transistor in series

NOR Gate


$$f = \overline{x_1 + x_2} = \overline{x_1} \overline{x_2}$$

← PMOS Pull-up (in series since and)

now for pull-down:

$$\overline{f} = \overline{\overline{x_1 + x_2}} = x_1 + x_2$$

NMOS pull-down (in parallel since "or-ed")





Complex Gates : $f = \overline{x_1 + x_2 x_3}$ ← already barred, so pullup

↳ now for pull-down: bar f


$$\overline{f} = \overline{\overline{x_1 + x_2 x_3}}$$

$$= \overline{\overline{x_1} \cdot (\overline{x_2} + \overline{x_3})} = x_1 \cdot (x_2 + x_3)$$

in parallel
in series





Timing Characteristics of Transistors / gates



(side view)


NMOS Side View




top view

NMOS Top-View

* we get $(\frac{w}{L})$ from this figure




Inverter



* current \rightarrow metal
* potential \rightarrow polysilicon




* missing are the body contacts

Capacitive Effect (ECE110)




+ in our cases, these are parasitic capacitors

P/n junction capacitance




total capacitance of source/drain and source

delay to charge up for RC




Multiplexer




$S == 0, m = x_1$


$S == 1, m = x_2$



4-to-1 mux, but you only have 2-to-1 mux





S_1, S_0	m
00	w_0
01	w_1
10	w_2
11	w_3



XOR $g = x_1 \oplus x_2$


x_1	x_2	g
0	0	0
0	1	1
1	0	1
1	1	0

4-to-1 mux, but only have 2-to-1 mux's?




$8T + 2(2T) = 12$ Transistors
↑
inverters


Memory



4x4: 4 words, each 4-bit wide (16-bit memory)



8x4: 8 words, each 4-bit wide





Debounce

mechanical switch

exp 

observed





switch open, C is charged to 5V

press switch, $\tau = RC \approx 0.2$ sec

when switch bounces, open

$$\tau = RC = (100k)(1\mu F) = 0.1 \text{ sec}$$



Final Exam

- number representation
 - binary, decimal, hexadecimal, 2's complement
- Logic Gates (input, output, stack in series, 4-input ands using 2 input ands)
 - AND, OR, NOT, NAND, NOR, XOR

* CMOS (NANDS, NORs, NOT, ~XOR)

→ transistors

→ gates

→ functions

* minimization procedures

+ combinational CKTs (no sequential aspects, no clock edge to capture) → not edge-triggered

* sequential CKTs (sequential elements)

+ timing analysis (propagation delay, clock skew, T_{min} , violations, add delay)

- both comb. and seq. ckt.
- min clock period, max freq.

+ Verilog (very polished)

* LABS

* FSM's