



Week 1 Lecture 1

Sep 3, 2024

Lecture 1

Diodes



two-terminal device: one current, one voltage

$P = IV \rightarrow$ if $P > 0$: absorbing/dissipating power
 $P < 0$: supplying power





diode: a valve, lets current flow only in one direction
 (from anode to cathode)

ideal diode: $\rightarrow$ short ckt when ON (conducting)
 $\rightarrow$ open ckt when OFF (not conducting)

Lecture 2


Sep 4, 2024

Current - Voltage (I-V) Characteristics




slope: $\frac{1}{R} = G$ (conductance)



Ideal Diode



Week 1: Lecture 2




- when V_I high, i flows (voltage at anode high)
- when V_I low, i stops flow (voltage at anode low)



- half-wave rectifier with one diode

→ Eg 1: Find V_O given V_1, V_2




OR Gate

V_1	V_2	D_1	D_2	V_O
5V	5V	ON	ON	5V
5V	0V	ON	OFF	5V
0V	5V	OFF	ON	5V
0V	0V	?	?	0V
5V	4V	ON	OFF	5V


Lecture 3

Sep 6, 2024

- Assume an operating region → Analyze → Verify
- Analysis Process




② Eg: Find V_O



- We can discard possibility of both diodes being OFF since D_2 will be ON.

1) Assume
 D_2 ON
 D_1 OFF

2) Analyze




$$i_2 = \frac{10 - (-10)}{10k + 5k} = 1.33 \text{ mA}$$

$$\therefore V_O = i_2 \cdot 5k = 3.3 \text{ V}$$

$$V_1 = -13.3 \text{ V}$$

3) Verify




Assumption of
 D_1 OFF and
 D_2 ON is correct.

A-1 Practice


Sep 8, 2024

Exercises (4,5)

✓ 4.4.a)




Assume D closed




$$V = IR \Rightarrow I = \frac{V}{R} = \frac{5}{2.5k} = 2mA$$

$$V = 0 [V] \quad I = 2 [mA]$$

b)




Assume D open




$$I = 0$$

$$V = 5 [V]$$

d)




Assume D on




$$I = 2 [mA]$$

$$V = 0 [V]$$

e)



Assume D1 closed, rest open



$$I = \frac{V}{R} = \frac{3}{1k} = 3mA$$

$$V = 3 [V]$$


$$I = 3 [mA]$$

Q: in general, do we care larger V node?

A-1 Practice / Problems


Sep 8, 2024

f)



$$I = \frac{V}{R} = \frac{5-1}{1k} = 4 [mA]$$

Assume D1, D2 open and D3 closed




$$5-1 = 4V$$

$$I = 5 [mA]$$


$$V = 1 [V]$$

Problems (2,4,7,9)

4.2.a)



Assume closed




$$I = \frac{5 - (-5)}{10k} = 1mA$$

$$V = -5 [V]$$

$$I = 1 [mA]$$

✓ b)




Assume Open




$$I = 0$$

$$V = 5V$$

✓ c)



Assume closed









$$I = \frac{5 - (-5)}{10k} = 1mA$$

$$I = 1 [mA]$$

$$V = 5 [V]$$






4.1 Problems

Sep 8, 2024




4.1 Problems

Sep 8, 2024




4.1 Problems / Practice

4.7)




$V_t > 0$, assume D_1 off, D_2 on



$$I_m = \frac{V_o - 5}{2k}$$

$V_t < 0$, assume D_1 on, D_2 off




KCL @ 2: $I_m = \frac{V_o - (-5)}{2k} \rightarrow V_o = (I_m)(2k) - 5 = -3$


$$I_m = \frac{V_o + 5}{2k} \quad V_o = -3V$$

Exercises (5)

4.5



V_t : 20V peak-to-peak, so avg: $\frac{10}{\pi}$



$$V = IR$$


$$R = \frac{10/\pi}{1m} = 3.133k \Omega$$

4.1 Problems


Sep 9, 2024

Problems (7,9)

4.7.a)



Assume D_1 off and D_2 on



$$i_a = \frac{3 - V}{1k}$$

$$i_b = \frac{V - (-3)}{3k} = \frac{V + 3}{3k}$$

$$\frac{V + 3}{3k} = \frac{3 - V}{1k}$$


$$\frac{1}{3}V + 1 = 3 - V$$

$$\frac{4}{3}V = 2 \Rightarrow V = \frac{3}{2}$$

Assumption wrong since

Voltage across $D_1 > 0$, so now

Assume both D_1 and D_2 ON



All the current goes straight to ground since the D_1 path has the least resistance


$$I = \frac{3}{1k} = 3mA$$

$$\therefore I = 3 [mA]$$

$$V = 0 [V]$$

b)

Assume both ON



$$i_a = \frac{3 - V}{3k}$$

$$i_b = \frac{V + 3}{1k}$$

$$\frac{3 - V}{3k} = \frac{V + 3}{1k}$$

$$1 - \frac{1}{3}V = V + 3$$

$$-2 = \frac{4}{3}V$$

$$-\frac{3}{2} = V$$

$$I = 0 [A]$$


$$V = -\frac{3}{2} [V]$$

Lab 1 (Pre lab)

Sep 9, 2024

Preparation Exercise

$$V_{RMS} = \frac{1}{\sqrt{2}} V_{PK} \quad I_{RMS} = \frac{1}{\sqrt{2}} I_{PK}$$



$$\begin{aligned} R_{Th} &= 1k \\ C_1 &= 1\mu \\ \tau &= R_{Th} C_1 \\ &= (1k)(1\mu) \\ &= 1 \times 10^{-3} [s] \end{aligned}$$

$$V_{out}(t) = V_{out}(\infty) + [V_{out}(t_0^+) - V_{out}(\infty)] e^{-(t-t_0)/\tau}$$

$$V_{out}(\infty) = 1 [V], \quad V_{out}(t_0^+) = 0 [V]$$

$$\therefore V_{out}(t) = 1 - e^{-t/0.001}$$

Since final value is 1 [V], 10% is 0.1 [V] and 90% = 0.9 [V]

$$0.1 = 1 - e^{-t/0.001}$$

$$e^{-t/0.001} = 0.9$$

$$-\frac{t}{0.001} = \ln 0.9$$

$$t = -0.001 \ln 0.9$$

$$t_{0.1} = 1.054 \times 10^{-4} [s]$$

$$0.9 = 1 - e^{-t/0.001}$$

$$-e^{-t/0.001} = -0.1$$

$$-\frac{t}{0.001} = \ln 0.1$$

$$t = -0.001 \ln 0.1$$

$$t_{0.9} = 2.3 \times 10^{-3} [s]$$

$$\begin{aligned} \text{Rise time is } t_{0.9} - t_{0.1} &\Rightarrow (2.3 \times 10^{-3}) - (1.054 \times 10^{-4}) \\ &= 2.195 \times 10^{-3} \end{aligned}$$

$$\therefore \tau = 0.001 [s]$$


$$t_r = 2.195 [ms]$$

Lab 1 (Pre lab)


Sep 9, 2024

PE2.1) $V_s: 100 \text{ Hz}, 0V-1V$ pulse, 0.1 ms rise & fall times




$$\begin{aligned} 2.2) & (158 [\mu s], 101.42 [\text{mV}]) \quad \left. \begin{array}{l} \\ \\ \end{array} \right\} t_r = 2.5 [ms] \quad \Delta V = 798 [\text{mV}] \\ & (2.5 [ms], 900.0 [\text{mV}]) \end{aligned}$$




2.3 Using a resistor of 900 Ω, we get $t_r = 2.09 [ms]$



PN Junction Diode



Forward bias region ($V > 0$)



$$i = I_s \left(e^{\frac{V}{V_T}} - 1 \right)$$

V_T : thermal voltage
 $V_T \approx 25 \text{ mV}$ @ room temp

$$(1.38 \times 10^{-23} \frac{\text{J}}{\text{K}})$$

Boltzmann Constant


$\frac{kT}{q}$ ← temp of junction (300K/27°C)
 unit electron charge ($1.602 \times 10^{-19} \text{ C}$)

I_s : scale (or saturation) current
 (main parameter)

↳ proportional to size of wire
 ↳ $\approx 10^{-9} - 10^{-15} \text{ [A]}$

$$i \approx I_s e^{V/V_T}$$

$$V = V_T \ln(i/I_s)$$



$$\frac{i_2}{i_1} = \frac{I_s e^{V_2/V_T}}{I_s e^{V_1/V_T}} = e^{\frac{V_2 - V_1}{V_T}}$$

$$\text{or } V_2 - V_1 = V_T \ln(i_2/i_1)$$

$$V_2 - V_1 = V_T \ln(10) \log_{10}(i_2/i_1)$$

go to base 10, add a $\ln(10)$ scale factor

i	V	
1 mA	0.7 V	
10 mA	0.76 V	+60 mV
100 mA	0.82 V	+60 mV
↓ go small		
0.1 mA	0.64 V	

• even if i increase a lot, ΔV isn't much

$\approx 25 \text{ mV}$ ≈ 2.303
 $\approx 60 \text{ mV}$

temperature

for the same current:

$$-2 \text{ mV}/^\circ\text{C}$$

temp increase



Reverse bias region ($V < 0$)

$$i = I_s(e^{V/V_T} - 1)$$

$i \approx -I_s$ ← small but not zero (think of leaking in opp. direction due to pressure)

• might say "not I_s , but $I_s \rightarrow I_{\text{REVERSE}}$ (still small)

I Eg: Calculate V and i of pn-junction. $V = 0.7V$ @ $1mA$ and $V_T = 25mV$



Assume forward bias

$$I_D = I_s e^{V_D/V_T} \quad (1)$$



KVL: $5 = V_D + I_D \cdot 1k$
 $-5 + V_D + I_D \cdot 1k = 0$

$$I_D = -V_D + 5 \quad (2)$$

Tutorial 1

Sep 11, 2024

Problem 1




Assume:

Diode	Assumption	Check
D_1	ON	✓
D_2	OFF	✓
D_3	OFF	x ON ✓
D_4	ON	x OFF ✓


a) Assume diodes ideal

$$\begin{aligned} I_1 &= 2mA & V_1 &= 0V \\ I_2 &= 0mA & V_2 &= -2V \\ I_3 &= 2mA & V_3 &= 2V \star \\ I_4 &= 0mA & V_4 &= 0V \end{aligned}$$



$$V_2 = -4 - (-2) = -2V$$

$$V_3 = 4 - 2 = 2V \leftarrow D_3 \text{ "off", so should have been } < 0$$



$$V_4 = 2 - 2 = 0$$

Sep 11, 2024


b) Assume 0.7V constant drop across diode

$$I_1 = 2\text{mA} \quad V_1 = 0.7\text{V}$$

$$I_2 = 0\text{mA} \quad V_2 = -2.7\text{V}$$

$$I_3 = 2\text{mA} \quad V_3 = 0.7\text{V}$$


$$I_4 = 0\text{mA} \quad V_4 = 0.7\text{V}$$




Assume
 D_1 ON
 D_2 OFF ✓
 D_3 ON
 D_4 OFF

$$V_2 = -4.7 - (-2) = -2.7\text{V} \checkmark$$


$$V_4 = 2.7 - 2 = 0.7\text{V} \checkmark$$



Problem 2





$0 \leq t < 1\text{ms}$



$$V_o = V_o(\infty) + (V_o(t_0) - V_o(\infty))e^{-t/\tau}$$

$$V_o = 10(1 - e^{-t/2\text{ms}}) \text{ [V]}$$


$$V_o(1\text{ms}) = 3.93\text{V}$$



$$\tau = (2\text{k})(1\mu) = 2\text{ms}$$

$1\text{ms} < t < 2\text{ms}$

• diode prevents -10V from pulling current to left



Capacitor has nowhere to discharge, so V_o graph stays flat.

$2\text{ms} < t < 3\text{ms}$



$$V_o = V_o(\infty) + [V_o(t_0) - V_o(\infty)]e^{-\frac{(t-t_0)}{\tau}}$$

$$V_o = 10 + [10(1 - e^{-1/2}) - 10]e^{-\frac{(t-2)}{\tau}}$$

$$V_o(3\text{ms}) = 10(1 - e^{-1}) = 6.32\text{V}$$

Question 2

a) $V_{IN} = 0\text{V}$





Assume D_1 OFF
 D_2 OFF

$$V_{D1} = 0 - 2 = -2\text{V} < 0, \text{ so } D_1 \text{ OFF}$$

$$V_{D2} = -4 - 0 = -4\text{V} < 0, \text{ so } D_2 \text{ OFF}$$

$$\therefore V_{out} = 0\text{V}$$

I Eg: Calculate I_D and V_D and diode voltage is $0.7V$ at $1mA$ and $V_T = 25mV$.



circuit equation: $i = \frac{V_{DD} - V}{R}$ (I)



diode equation: $V_2 - V_1 = V_T \ln\left(\frac{i_2}{i_1}\right)$ (II)

Unit Sets
[V, mA, k-2]

V [V]	i [mA]	
0.7	1	① $(i = \frac{5 - 0.7}{1k} = 4.3 \text{ mA})$
	4.3	② $(V_2 = 0.7 + V_T \ln(\frac{4.3}{1}) = 0.736 \text{ V})$
0.736		③ $(i = \frac{5 - 0.736}{1k} = 4.264 \text{ mA})$
	4.264	④ $(V_2 = 0.7 + V_T \ln(\frac{4.264}{1}) = 0.736 \text{ V})$
0.736		

solution: $i = 4.264 \text{ [mA]}$ and $V = 0.736 \text{ [V]}$

4.3 Forward Bias Diode Models




Model	V_D	I
① Ideal	0V	5mA
② Exponential (exact)	0.736V	4.262mA
③ Constant Voltage Drop (CVD)	0.7V	4.3mA

- CVD is similar to a shifted ideal voltage model.
- Say you have 2 diodes and 1 [V] source. CVD says diodes won't be on since voltage divider gives each only 0.5 [V], so you'll have to use the more accurate exponential model

	V_D	i_D
1) ideal ($V_D = 0$ when conducting)	0V	$\frac{5-0}{1k} = 5 \text{ mA}$
2) CVD ($V_D = 0.7 \text{ V}$ when conducting)	0.7V	$\frac{5-0.7}{1k} = 4.3 \text{ mA}$
3) exponential ($i_D = I_s e^{V_D/V_T}$)	0.736V	4.264 mA

Breakdown Region





- avalanche breakdown
- diode in breakdown region
- Zener diode




Zener diodes are designed to operate in the breakdown region and $\therefore$ have lower breakdown voltage, now called "Zener voltage" V_Z

$$R = \frac{12 - 5 \text{ V}}{10 \text{ mA}} = 700 \Omega$$




Zener diode symbol




diode is reverse biased

model for Zener diode





4.6 Rectifier Circuits


- block diagram of DC power supply



half-wave rectifier




Voltage transfer plot, $\frac{V_O}{V_S}$



Ideal Diode





(including 0.7V offset)



Actual Diode


Full-wave rectifier

- half-wave rectifier worked fine if $V_s > 0$, but what of $V_s < 0$?
- for $V_s < 0$, bottom terminal actually at higher voltage




$V_s > 0: D_1 \rightarrow D_2$

$V_s < 0: D_3 \rightarrow D_4$




- Full-wave rectifier has $2V_d$ voltage drop since we have 2 diodes for each path (i) $V_s > 0$, (ii) $V_s < 0$)

Voltage Transfer Plot, V_o/V_s




in this case, we have our plot mirrored on the negative side of V_s since V_o can extract a negative V_s into a positive voltage

half-wave




full-wave



peak-inverse voltage (PIV)

- analyze when input voltage is highest and check that it is not greater than the OFF-diode's breakdown voltage.



Now we can check V_{D4}

↳ peak inverse voltage: $PIV \rightarrow V_s - V_D - 0 = V_s - V_D$

- for $120 \times \sqrt{2} \approx 170V$

∴ Ensure $V_{BR} > 170V$

you'll see diodes rated at $V_{BR} = 200V$


Lab 1 (station 24, GB341)

Sep 17, 2024

E1.2 Resistors

- brown, black, red, gold $\rightarrow 10 \times 10^2 \text{ } 5\% = 1 \text{ k}\Omega$
- brown, black, orange, gold $\rightarrow 10 \times 10^3 \text{ } 5\% = 10 \text{ k}\Omega$
- brown, black, brown, gold $\rightarrow 10 \times 10^1 \text{ } 5\% = 100 \Omega = 0.1 \text{ k}\Omega$
- brown, black, brown, gold $\rightarrow 10 \times 10^1 \text{ } 5\% = 100 \Omega = 0.1 \text{ k}\Omega$

E1.3 $\frac{V_{out}}{V_{in}} = \frac{24+10}{60} = \frac{17}{30} \Rightarrow V_{out} = \frac{17}{30} V_{in}, V_{in} = \frac{30}{17} V_{out}$




$$R_{eq} = 11.2 \text{ k}\Omega$$

$$V_{out} = \frac{R}{11.2 \text{ k}\Omega} \cdot V_{in}$$


$$V_{out} = V_{out} \rightarrow R = \frac{17(11.2 \text{ k}\Omega)}{30} = 6346 \Omega$$

$$(V_{out})_{op} = 0.5827V$$

$$(V_{out})_{rc} = 0.529V$$



$$R_{eq} = \left(\frac{1}{1k} + \frac{1}{10k} + \frac{1}{0.1k} + \frac{1}{0.1k} \right)^{-1} = 47.393 \Omega$$



$$0.433 V_{in} = 90i \rightarrow i = 5 \text{ mA}$$

$$V_{in} = \frac{90}{0.433} = 1.039$$


$$V_{in} = 1.039 V$$

$$V_{in} = i90\Omega + V_{out}$$

$$V_{in} = i90\Omega + \frac{17}{30} V_{in}$$

$$V_{in} - \frac{17}{30} V_{in} = 90\Omega i$$


$$V_{in} \left(1 - \frac{17}{30} \right) = 90\Omega i$$



E2.1

4 [V] PP, 5 [kHz]

E2.6



$$\frac{V_{out}}{V_{in}} = \frac{2.2}{4.06} = 0.5418$$

from E1, measured ratio = 0.529

Voltage division
ratio original: $\frac{17}{30} = 0.566$

E2.7

input: 1.4088 [V] AC

output: 0.73722 [V] AC

$$\frac{\text{output}}{\text{input}} = 0.5233$$

$$I_{pk} = \frac{V_{pk}}{R} = \frac{2}{0.1k} = 2 \text{ mA}$$

E2.8

 $R_2 = 0.1 [k\Omega]$

$$P_{avg} = \frac{1}{2} V_{pk} \cdot I_{pk}$$

$$P_{pk} = (0.02 \text{ A})(2 \text{ V})$$

$$= 0.04 [W]$$

$$= \frac{1}{2} (2 \text{ V})(0.02 \text{ A})$$

$$= 0.02 [W]$$

E2.9

E2.10


$$KVL: V_{in} = V_{R1} + V_{R2} \Rightarrow V_{R1} = V_{in} - V_{R2}$$

$$V_{R1} = V_{in} - V_{R2}$$


$$= 4.06 - 2.2 = 1.86 [V]$$

Tutorial 2

Problem 1






this happens when
diode on, current flows
CW, so V_I must have
been $> 0.7 \text{ V}$



if V_I is less than
0.7V, diode off, no
current, so $V_O = V_I$

∴ graph b





∴ graph c

4)

Problem 2

ideal a)




$V_s > 0 \Rightarrow D_1 \text{ ON}, D_2 \text{ OFF}$

$$V_o = V_s$$


$V_s < 0 \Rightarrow D_1 \text{ OFF}, D_2 \text{ ON}$

$$V_o = -V_s$$

this " V_s " value is negative remember



CVD b)



new case when both diodes are off, meaning V_s had to be b/n $-0.7V$ and $0.7V$

$V_s > 0.7 \Rightarrow D_1 \text{ ON}, D_2 \text{ OFF}$


$$V_o = V_s - 0.7V$$

$V_s < -0.7 \Rightarrow D_1 \text{ OFF}, D_2 \text{ ON}$

$$V_o = -V_s - 0.7$$

Problem 3

$$I_s = 10^{-14} \text{ [A]}$$



① $V_o = 2 \text{ [V]}$ @ room temp, what I ?

assume $V_T = 25 \text{ mV}$

$$\therefore I = 3.81 \text{ mA}$$

$$V_o = 3V_D = 2$$

$$2 = 3V_D = 3V_T \ln(i/I_s)$$

$$\ln(i/I_s) = \frac{2}{3V_T}$$

$$i = I_s e^{(2/3V_T)} = (10^{-14}) e^{\frac{2}{3(25\text{mV})}} = 3.81 \text{ mA}$$

② 1 mA taken away at output, what is change in V_o ?

$$\Delta V = V_T \ln(i_2/i_1) = (25 \text{ mV}) \ln\left(\frac{2.81 \text{ mA}}{3.81 \text{ mA}}\right) = -8.25 \text{ mV}$$

this is ΔV for 1 diode, so across 3 diode it is

$$\Delta V_o = -0.02 \text{ [V]}$$

③ What is change in V_o when inc. 40°C ?


V_D decrease $2 \text{ mV}/^\circ\text{C}$ increase

so 40°C increase in temp $\rightarrow 2 \text{ mV} \times 40 = 80 \text{ mV dec/diode}$


3 diodes $\rightarrow 3 \times 80 \text{ mV} = 240 \text{ mV decreased}$

$$\therefore \Delta V_o = -240 \text{ [mV]}$$


Problem 4



diode is ON



diode is OFF



$0 < t < 1$: V_I is greater than 0, so diode is off and $V_o = 0$ [V]


$1 < t < 2$: V_I is negative, so diode is ON, meaning V_o is the same as V_I

$2 < t < 2$: V_I is positive again, so diode is off, but the capacitor, which was previously charged up to -5V, discharges through R


$$V_o(t) = V_o(\infty) + [V_o(1.5\text{ms}) - V_o(\infty)] e^{-\frac{(t-1.5\text{ms})}{\tau}}$$

$\tau = (1\text{M})(1\text{n}) = 1000\text{s}$

Problem 5




diode ON



can happen when $V_I < 0$
& charges up: $V_I = V_c$


diode OFF





can happen when $V_I > 0$

$$V_o(t) = 10 e^{-\frac{(t-5\text{ms})}{10\text{ms}}}$$


$$V_o(10\text{ms}) = 6.065 \text{ [V]}$$





Peak Rectifier



diode ON



diode OFF



If C is large, then $T_{OFF} \approx T$ ← period

time that Diode is turned on

$$\begin{aligned} V_{ripple} &= \max - \min \\ &= V_s - V_s e^{-T_{OFF}/\tau} \\ &= V_s (1 - e^{-T_{OFF}/\tau}) \end{aligned}$$



$$\begin{aligned} &= V_s (1 - (1 - T_{OFF}/\tau)) \quad \text{if } \tau = RC \gg T \\ &= V_s T_{OFF}/\tau \\ &\approx \frac{V_s T}{\tau} \Rightarrow \frac{V_s T}{RC} \text{ or } \frac{V_s}{fRC} \end{aligned}$$

$$V_{ripple} \approx \frac{V_{peak}}{fRC}$$


$$e^x \approx 1+x \text{ if } x \ll 1$$

Peak Detector


assume ideal





- if no load, voltage stays there (no resistor)
- called a peak detector bc. ckt holds voltage at the highest value it finds



peak detector




Clamped Capacitor Circuit




$$V_o = V_s + V_d$$

- initially, $V_d = 0$ discharged

Peak Detector




Clamped Capacitor







Voltage Doubler

combining clamped capacitor with peak detector to generate output voltage that is double the peak voltage.




Ex: Clamped & Analysis $V_s = 5 [V]$ peak, $V_d = 0 [V]$



Hard vs. Soft Limiting


- limiting circuits: don't want to overload them



Week 4: Lecture 1


Sep 24, 2024

Small Signal Model




Nonlinear $\rightarrow$ Linear $\rightarrow$ Small Signal Model

Model




- We take diode, make it into a $V_s + R$, then shift our axes so we get a resistor




Total signal = DC bias point + small signal

$$V_D = V_{D0} + v_d$$

$$i_D = I_{D0} + i_d$$





$$V_s = 5V \pm 0.5V$$

$V_s \quad V_s$

Find variation on diode
given the supply is

$$V_s = 5[V] \pm 0.5[V]$$


ideal and CVD would
not work since those
have constant voltage

Exponential model
would take many iterations


we break up the varying
voltage source, we break
up ckt... and use superposition

$$y = f(a+b+c)$$

$$y = f(a) + f(b) + f(c)$$



applying superposition,
we deactivate the
other srcs (since we
care only on V_j 's impact)



$$V_d = \frac{r_d}{R+r_d} V_j$$

voltage divider


$$r_d = \frac{V_T}{I_D} = \frac{25 \text{ mV}}{4.3 \text{ mA}} = 5.8 \Omega$$

$$V_d = \frac{5.8}{1000 + 5.8} (\pm 0.5 \text{ V}) = \boxed{\pm 2.88 \text{ mV}}$$

negative voltage or current doesn't mean we have
leaky diode $\rightarrow$ we aren't actually negative... it
seems that way because we shifted our axes.

• small signal model good for $\pm 5 \text{ mV}$

Deriving $r_d = V_T / I_D$




I_D	r_d
10 mA	2.5 Ω
1 mA	25 Ω
0.1 mA	250 Ω

$\therefore r_d = \frac{V_T}{I_D}$ 25 mV


increasing I_D by ten times
reduces r_d by ten times

Variable Attenuator



Small Signal Approx.

how far can you go before linearization is too inaccurate?



$V_D = V_D + v_s$
 $i_D = I_S e^{V_D/V_T}$
 $= I_S e^{(V_D + v_s)/V_T}$
 $= \underbrace{I_S e^{V_D/V_T}}_{I_D} \cdot e^{v_s/V_T}$

$= I_D \cdot \left(1 + \frac{v_s}{V_T}\right)$

$e^x = 1 + x + \frac{x^2}{2!} + \frac{x^3}{3!} + \dots$
 $\approx 1 + x$ if $x \gg \frac{x^2}{2!}$
 or $x \ll 2$

if $\frac{v_s}{V_T} \gg \frac{\left(\frac{v_s}{V_T}\right)^2}{2!}$

$\frac{v_s}{V_T} \ll 2$

$v_s \ll 2V_T \leftarrow$ or 50 mV


Superposition Notes

so take $v_s < \frac{1}{10}$ or 5 mV

- we can remove anything that is not small signal.
- ckt elements have equivalents



Small Signal Model CKT Elements

Regular




diode becomes a resistor


Small Signal





constant Voltage source becomes short to ground



ground is the same




current source becomes open circuit





$$Z_C = \frac{1}{j\omega C} \rightarrow \emptyset$$

large capacitor becomes a short circuit in AC




Tutorial 3: Small Signal Analysis



Sep 25/26, 2024




Linearize




Small-Signal Model




small-signal



Nonlinear Model




Linear Model




superposition

Small-Signal




Problem 1

Assume diode has forward bias voltage of 0.7 V when conducting current of 1 mA . For the diode attenuator circuit below, sketch the output voltage waveform



① Find DC bias point $\rightarrow$ DC analysis




$$15 = (14\text{ k}) I_D + 0.7 + (50) I_D$$

$$I_D = \frac{15 - 0.7}{14\text{ k} + 50} = 1.018\text{ mA}$$

$\therefore$ DC $\checkmark$ operating point $= 0.75\text{ V}$

$$V_o + (14\text{ k}) I_D = 15$$

$$V_o = 15 - (14\text{ k})(1.018\text{ mA}) = 0.748\text{ V} \approx 0.750\text{ V}$$




② Small Signal Analysis

$$a) r_d = \frac{V_T}{I_D} = \frac{25\text{ mV}}{1.018\text{ mA}} = 25\text{ }\Omega$$

$$(5\text{ k}) \leftrightarrow (14\text{ k} \parallel (r_d \leftrightarrow 50))$$

$$5\text{ k} \leftrightarrow (14\text{ k} \parallel 75)$$

$$5\text{ k} \leftrightarrow 74.6$$




$$\text{Voltage Division: } v_o = v_i \frac{74.6}{74.6 + 5\text{ k}} = 0.0147 v_i$$


$$\therefore V_o = V_o \pm v_o = 0.75 \pm 0.0147$$

Problem 2


I is DC current and v_i is sinusoidal signal with $< 10\text{ mV}$ amplitude and $f = 100\text{ [kHz]}$. Sketch small signal ckt and find sinusoidal output V_o and then find phase shift b/n V_i and V_o . Find value of I to have -45° phase shift, and range of phase shift as I goes from $0.1 \rightarrow 10 \times$ this value



Small Signal



Small, so not a short ckt



phase shift

$$\angle \frac{V_o}{V_i} = \angle \frac{1}{1 + j\omega C r_d}$$

$$= 0 - \arctan\left(\frac{\omega C r_d}{1}\right)$$

$$= -\arctan(\omega C r_d)$$

$$= -\arctan(2\pi f C r_d) = -45^\circ$$

Set equal to -45° as per question

$$\arctan\left(2\pi f C \frac{V_T}{I_D}\right) = 45^\circ$$

take tan of both sides

$$2\pi f C \frac{V_T}{I_D} = 1$$

$$I_D = 2\pi f C V_T = 157 \mu\text{A}$$

DC current $I_D = I_D = 157 \mu\text{A}$ since it's same as diode current (C acts as open ckt since we're in DC)

phase shift $\phi = -\arctan\left(2\pi f C \frac{V_T}{I_D}\right)$

set $I_D = \frac{157 \mu\text{A}}{10} \Rightarrow \phi = -84.3^\circ$

set $I_D = 157 \mu\text{A} \times 10 \Rightarrow \phi = -5.71^\circ$

range from these 2


pn Junction


- used in more complex semiconductor devices (eg. transistors)
- discovered in Bell Labs, 1940 during WW II

Semiconductors

- group 3 (Boron): p-type dopants
- group 5 (Phosphorus): n-type dopants


pn Junction







I_D : diffusion current


I_S : drift current



open:




the battery's electric field basically aids the existing E inside the interface region, making it harder for electrons to flow "backward"



reverse bias

$$i_D = I_S \left(e^{\frac{V_D}{V_T}} - 1 \right)$$

pn junction diode equation



Lab 2: Diode Circuits

Sep 29, 2024

PE1

c)

$$V_{\text{ripple}} \approx \frac{V_{\text{peak}}}{fRC}$$

Q: What is minimum R for the ripple voltage V_{ripple} to be no greater than 0.5 V?

$$V_{\text{ripple}} \leq 0.5 \text{ V}$$

$$V_{\text{peak}} = 2.5 \text{ V}, f = 1000 \text{ Hz}, C = 100 \text{ nF}$$

$$0.5 \geq \frac{V_{\text{peak}}}{fRC}$$

$$R \geq \frac{V_{\text{peak}}}{0.5fC} = \frac{2.5 - 0.7}{0.5(1000)(100 \times 10^{-9})} = 36000 = 36 \text{ k}\Omega$$

$\therefore$ minimum resistance is $R = 36 \text{ k}\Omega$

d)

standard resistance value:

$$\textcircled{1} \begin{matrix} 3 & 6 & 10^3 & 2\% \\ \text{orange/blue/orange/red} \end{matrix}$$


ideally, we should pick a resistor of less than $36 \text{ k}\Omega$

$$\text{LTspice } V_{\text{ripple}}: (2.008721) - (1.7132858) = 0.295 < 0.5$$


$$411 \text{ mV} < 0.5$$

PE1a)

2.5
2.0




PE1b)




PE1c) estimated $R = 36 \text{ k}\Omega$ (calculated)

PE1d) minimum value of R : ① $36 \text{ k}\Omega$ ②




ripple voltage
(simulated) $\approx 1.326 \text{ mV}$

PE2a)



PE2b) $(V_{out})_{avg} = 4.7 \text{ V}$
 $V_{ripple} = 1.326 \text{ V}$

PE2c)





PE2c) $(V_{out})_{avg} = 4.7 \text{ V}$
 $V_{ripple} = 1.36 \text{ V}$

Week 5: Lecture 1

Oct. 1, 2024

Transistor

Diodes



2-terminal
device, decides for
itself

Switch




control

transistor

3-terminal device

bipolar junction
transistor (BJT)




(pnp)




(npn)

2 ways to
create 3-terminal
device using pn
junctions

MOSFET




(n-channel)
NMOS




(p-channel)
PMOS

MOSFET: metal oxide semiconductor field effect transistor
structure operation


NMOS ~ npn structure




Ckt Symbol



Operation



Voltages




Lab 2


E1)

a	b	o
0	0	0
0	1	1
1	0	1
1	1	1


E2)



E3)



E4)



Tutorial 4

Oct 2, 2024

Summary

$$V_{as} = V_s - V_s$$

$\{ V_{as} > V_t \rightarrow \text{not cutoff}$
 $\{ V_{ds} > V_{as} - V_t = |V_{ov}| \rightarrow \text{saturation}$
 $\{ V_{as} < V_t \rightarrow \text{saturation}$
 if not, triode

overdrive voltage

NMOS

Case	V_s	V_g	V_d	V_{as}	V_{ov}	V_{ds}	Region
a	+1.0	+1	+2	$1-1=0$	$0-1=-1$	$2-1=1$	cutoff
b	+1.0	+2.5	+2.0	$2.5-1=1.5$	$1.5-1=0.5$	$2-1=1$	saturation
c	+1.0	+2.5	+1.5	1.5	0.5	0.5	saturation/triode
d	+1.0	+1.5	0	0.5	-0.5	-1	saturation*
d'	0	+1.5	+1	1.5	0.5	1	saturation
e	0	+2.5	+1.0	2.5	1.5	1	triode
f	+1.0	+1.0	+1.0	0	-1	0	cutoff
g	-1.0	0	0	1	0	1	saturation/cutoff
h	-1.5	0	0	1.5	0.5	1.5	saturation
i	-1.0	0	+1.0	1	0	2	saturation/cutoff
j	+0.5	+2.0	+0.5	1.5	0.5	0	triode


flip drain and source if negative

Problem 1


Logic "0" is 0V and "1" is $V_{DD}=5V$

$|V_t|=1V$, so $(V_t)_{NMOS}=+1$ $(V_t)_{PMOS}=-1$


	V_s	V_g	V_d	V_{gs}	V_{ov}	V_{ds}
M_1	0	0	5	0		
M_2	0	5	0	5		
M_3	5	0	5	-5		
M_4	5	5	5	0		



NMOS Oper^r Regions




$V_{as} < V_t \rightarrow \text{cutoff}$



$V_{gs} > V_t \rightarrow \text{not cutoff}$



$V_{ds} < V_t \rightarrow \text{triode}$



$V_{gs} > V_t \rightarrow \text{not cutoff}$

Source and Drain Convention

- NMOS: source is terminal at lower voltage (compared to Drain)
- PMOS: source is terminal at higher voltage






MOSFET Operating Regions

- channel inversion if $V > V_t$ threshold voltage
- do we have channel inversion?


	at Source	at Drain
Cutoff:	No $\rightarrow V_{as} < V_t$	No $\rightarrow V_{ad} < V_t$
Triode:	Yes $\rightarrow V_{as} > V_t$	Yes $\rightarrow V_{ad} > V_t$
Saturation:	Yes $\rightarrow V_{as} > V_t$	No $\rightarrow V_{ad} \leq V_t$

channel is pinched off




increasing V_D means decreasing V_{AD}

triode region




Week 5: Lecture 3



the electrons were up there to begin with due to the plate voltage V_G

With the normal diode, electrons on bottom have a hard time going up... but in this case, the electrons are already at the top, so they easily fall down


NMOS Voltage Level Diagram



$V_{DS} < V_t$: cutoff

Triode Region Equation

$$i_D = \mu_n C_{ox} \left(\frac{W}{L} \right) \left[(V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right]$$



μ_n : electron speed/mobility per electric field


$$\mu_n = \frac{\text{speed}}{\text{electric field}} [=] \frac{\text{m/s}}{\text{V/m}}$$

V_t : threshold voltage

C_{ox} : gate capacitance per unit area

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \leftarrow \begin{array}{l} \text{relative permittivity} \\ \text{of SiO}_2 \end{array}$$

$\leftarrow$ gate oxide thickness



$$i_D = C_{ox} (W \times L) \left[V_{GS} - V_t - \frac{V_{DS}}{2} \right] \mu_n \cdot \frac{V_{DS}}{L} \cdot \frac{1}{L}$$

charge Q

"capacitor voltage" effective voltage, V

effective voltage $V_{GS} - V_t - \frac{1}{2} V_{DS}$

$$i_D = Q \cdot \frac{1}{\Delta t}$$


coulombs per second $\equiv$ current

μ_n mobility $\left[\frac{\text{m}}{\text{s}} \right]$

electric field $\left[\frac{\text{V}}{\text{m}} \right]$

speed [m/s]

$\frac{1}{\text{time}} [=] \left[\frac{1}{\text{s}} \right]$




for small V_{DS} , we can ignore the squared V_{DS} term

$$i_D = \underbrace{\mu_n C_{ox} \left(\frac{W}{L} \right)}_{K_n} \left[\underbrace{(V_{GS} - V_t)}_{V_{OV}} \underbrace{V_{DS}}_{V_{DS}} - \frac{V_{DS}^2}{2} \right]$$

ignore if $\frac{V_{DS}^2}{2} \ll V_{OV}$

$$i_D \approx K_n V_{OV} V_{DS}$$


$i_D \propto V_{DS}$
just described a resistor



At the boundary between triode and saturation: $V_{DS} = V_{OV}$

when $V_{DS} = V_{OV}$

$$\begin{aligned} i_D &= K_n \left(V_{OV} V_{DS} - \frac{V_{DS}^2}{2} \right) \\ &= K_n \left(V_{OV}^2 - \frac{V_{OV}^2}{2} \right) \\ &= \frac{1}{2} K_n V_{OV}^2 \end{aligned}$$




$$r_{DS} = \frac{1}{K_n (V_{GS} - V_t)}$$

$\leftarrow V_{GS}$

Tutorial 4

Problem 1



M_1 : NMOS cutoff

$$V_{GS} = 5 - 5 = 0 < V_t = 1$$

M_2 : NMOS triode

$$V_{GS} = 5 - 0 = 5 > V_t, \text{ not cutoff}$$

$$V_{DS} = 5 - 0 = 5 > V_t, \text{ triode}$$

M_3 : PMOS triode


$$V_{GS} = 5 - 0 = 5 > |V_t|, \text{ not cutoff}$$

$$V_{DS} = 5 - 0 = 5 > |V_t|, \text{ triode}$$

M_4 : PMOS cutoff

$$V_{GS} = 5 - 5 = 0 < |V_t|, \text{ cutoff}$$

Problem 2



Q_1 : PMOS, triode

$$V_{GS} = 5 - 2 = 3 > V_t, \text{ not cutoff}$$

$$V_{DS} = 4 - 2 = 2 > V_t, \text{ triode}$$

Q_2 : PMOS, saturation

$$V_{GS} = 4 - 2 = 2 > V_t, \text{ not cutoff}$$

$$V_{DS} = 2 - 2 = 0 < V_t, \text{ saturation}$$

Q_3 : NMOS, saturation

$$V_{GS} = 2 - 0 = 2 > V_t, \text{ not cutoff}$$

$$V_{DS} = 2 - 2 = 0 < V_t, \text{ saturation}$$

Week 6: Lecture 1


Oct 8, 2024

Saturation Region

pinchoff state, $V_{DS} = V_{ov}$

$$i_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_{tn})^2 [1 + \lambda V_{DS}]$$

Voltage-controlled current source



$$i_D = \frac{1}{2} k_n (V_{GS} - V_t)^2 \Rightarrow$$





$$i_D = f(V_{GS}) = \frac{1}{2} k_n (V_{GS} - V_t)^2$$

Modeling MOSFET

- 1) cutoff $\rightarrow$ open circuit
- 2) triode $\rightarrow$ resistor (V_{GS} -controlled)
- 3) saturation $\rightarrow$ current source (V_{GS} -controlled)

Channel-length Modulation




$$i_D = \frac{1}{2} k_n (V_{GS} - V_t)^2 [1 + \lambda V_{DS}]$$

$$i_D = \frac{1}{2} k_n (V_{GS} - V_t)^2 [1 + \lambda V_{DS}]$$

i_D' = drain current without channel length modulation

$$= i_D' + i_D' \lambda V_{DS} \longrightarrow i_D' \lambda V_{DS}$$



$$r_o = \frac{1}{i_D' \lambda}$$

output resistance
in saturation


NMOS Summary

In cutoff region: $I_D = 0 \leftarrow (V_{GS} < V_t)$

In triode region: $I_D = \mu_n C_{ox} \frac{W}{L} (V_{OV} V_{DS} - \frac{1}{2} V_{DS}^2) \leftarrow \begin{matrix} V_{GS} > V_t \\ V_{GD} > V_t \end{matrix}$

In saturation region: $I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} V_{OV}^2 \leftarrow (V_{GS} > V_t, V_{GD} \leq V_t)$

For small V_{DS} , ($V_{DS} \ll 2V_{OV}$) $\rightarrow R_{om} = \frac{1}{\mu_n C_{ox} \frac{W}{L} V_{OV}}$




Tutorial 4

Problem 3

Find V_G for $V_O = -4.5$ [V], M_1 in triode,

$$\begin{aligned} V_{DD} &= 5V & \mu_n C_{ox} &= 50 \frac{\mu A}{V^2} \\ V_{GS} &= 5V & \frac{W}{L} &= \frac{20}{0.5} \\ R_D &= 2k\Omega & & \\ V_t &= 0.4 & \lambda &= 0 \end{aligned}$$



M_1 : NMOS, triode

$$V_{GS} > V_t = 0.4$$

$$V_{GD} > V_t = 0.4 \equiv V_{DS} < V_{OV}$$

$$i_D = \mu_n C_{ox} \frac{W}{L} \left((V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$V_{DS} = -4.5 - (-5) = 0.5V$$

$$10 < V_{OV}$$

$$10 < V_{GS} - V_t$$

$$10 - 0.4 < V_{GS}$$

$$V_{GS} > 10.4$$

$$i_D = \frac{5 - (-4.5)}{2k} = 4.75 \text{ mA}$$

$$i_D = \mu_n C_{ox} \frac{W}{L} \left(V_{OV} V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$V_{OV} V_{DS} - \frac{V_{DS}^2}{2} = \frac{i_D L}{\mu_n C_{ox} W}$$

$$V_G = 0.4 \text{ V} \checkmark$$

$$V_{OV} = \left(\frac{i_D L}{\mu_n C_{ox} W} + \frac{V_{DS}^2}{2} \right) \left(\frac{1}{V_{DS}} \right)$$

$$\begin{aligned} V_{OV} &= V_{GS} - V_t \\ &= V_G - V_S - V_t \end{aligned}$$

Check

$$V_{GS} = 0.4 - (-5) = 5.4 > V_t$$

not cutoff $\checkmark$


$$V_{GD} = 0.4 - (-4.5) = 4.9 > V_t$$

triode $\checkmark$

$$\therefore V_G = \left(\frac{i_D L}{\mu_n C_{ox} W} + \frac{V_{DS}^2}{2} \right) \left(\frac{1}{V_{DS}} \right) + V_S + V_t$$

$$V_G = \left(\frac{(4.75 \text{ mA})(0.5)}{(50 \times 10^{-6})(20)} + \frac{(0.5)^2}{2} \right) \left(\frac{1}{(0.5)} \right) + (-5) + (0.4)$$

Analysis MOSFET DC




- electron mobility is 2-3 higher than hole mobility (holes move slower)
- treat electrons as positively charged things for PMOS

Rules for Ckt Analysis



- Rules for the ckt themselves (KVL, KCL)
- Rules for ckt elements

- resistors: $V=IR$
- diodes: ideal, CVD, exponential
- MOSFETS: cutoff, triode, saturation



Ex 1 Find output V when input is 0V, 2V, 5V


Assume: $k_n = \mu_n C_{ox} \left(\frac{W}{L}\right) = 1$
 $V_{th} = 1V$
 $I_D = 0$



NOT Gate


amplifier

Case 1: $V_I = 0V$, $V_O = 5V$



1) Assume

$V_{GS} = 0V$, no current



3) Verify

$V_{GS} = 0V < V_{th}$, cutoff


no current ✓ verified

2) Analyze

no current, so $V_O = 5V$

pullup resistor, since output gets "pulled" up to 5V when switch is OFF

Case 2: $V_i = 2V$



1) Assume

We know $V_{GS} = 2 > V_{th}$, so no cutoff
 $\lambda = 0$, which means in saturation, it acts as a perfect current source (only depend on V_{GS})

Since you can't choose b.w. triode/saturation, choose saturation

2) Analyze

$$i_D = \frac{1}{2} k_n (V_{GS} - V_{th})^2$$

$$= \frac{1}{2} (1) (2 - 1)^2$$


$$= \frac{1}{2} \text{ mA}$$

$$V_R = (5V)(0.5\text{mA})$$

$$= 2.5V$$

$$\therefore V_o = 5 - 2.5 = 2.5 [V]$$

3) Verify



$V_{GS} = 2 > V_{th}$, not cutoff


$$V_{DS} = 2.5 - 0 = 2.5$$

$$V_{ov} = 2V - 1V = 1V$$


Since $V_{DS} = 2.5 > V_{ov} = 1V$

saturation mode ✓

assumption verified



Case 3: $V_i = 5V$



1) Assume

Since $V_{ov} = 5 - 1 = 4V$, we are really driving the voltage

• assume saturation — easy

$$i_D = \frac{1}{2} k_n V_{ov}^2$$

$$= \frac{1}{2} (1) (4)^2$$

$$= 8 \text{ mA}$$

2) Analyze

$$V_R = (5k)(8\text{mA})$$


$$= 40V$$

$$\therefore V_o = 5 - V_R = 5 - 40 = -35V$$

doesn't make sense, since you can't generate $-35V$ with 1 pos source all at once

3) Verify

"something is wrong"



$$V_{DS} = -35 - 0 = -35 [V]$$

in sat, $V_{DS} > V_{ov}$

$$-35 > 1 \quad \times$$

this is wrong

$\therefore$ not in saturation

1) Assume in triode, since it's ON and not saturation (only option)

2) Analyze

$$i_D = k_n (V_{ov} V_{DS} - \frac{V_{DS}^2}{2})$$

the parabolic component

from MOSFET

$$i_D = (1) (4) V_o - \frac{V_o^2}{2}$$

equation 1

$$V_o = V_{DD} - V_R$$

$$V_o = V_{DD} - i_D R_D$$

$$V_o = 5 - i_D (5k)$$

equation 2 from KVL


$$V_o = 5 - (4V_o - \frac{V_o^2}{2}) (5k)$$

$$\text{solving: } V_o = 8.15V \text{ or } 0.245V$$



wrong, since that's greater than 5V correct

$V_{DS} = V_o$
the linear component

Intro. to BJT's bipolar junction transistor




Structure





(not symmetric)

Operating Regions

	EBJ	CBJ
Cutoff	REV	REV
Active	FWD	REV
Saturation	FWD	FWD
Reverse-active region	REV	FWD



REV vs FWD






- forward bias when $V > 0.5$ V
- reverse bias when $V < 0.4$ V


- we make base very thin, so electrons "walk a fine line"
- we make collector very thick, so almost all electrons "fall" through

Active Region


- at the emitter, all the electrons are sent to the base
- at the CBJ, we have a steeper potential barrier, so base electrons will "fall" and end up in the collector




there is a tiny base current



electrons from the base, they're already there from the emitter



Preparation Exercise





$V_{LED} = 1.6 V$ forward

1) $V = IR \rightarrow I = \frac{V}{R}$
 $KVL: V_{LED} + V_R = V_{cc}$
 $1.6 + IR_1 = 5$
 $I = \frac{5 - 1.6}{R_1}$ } we want this to be a few mA, so we choose R_1 to be some $k\Omega$

Let $R_1 = 1k\Omega \Rightarrow I = \frac{5 - 1.6}{1k} = 3.4 mA$

2) Let $R_2 = 100 k\Omega$

Final design



BJT parameters: (Active):

$$\alpha = \frac{i_C}{i_E} = \frac{\beta}{\beta + 1}$$

$$\beta = \frac{i_C}{i_B} = \frac{\alpha}{1 - \alpha}$$

"current gain" 100

• you can model the collector as a dependent current src that depends on the emitter current

↳ it returns 99% of the emitter current

$$i_C = \alpha I_{SE} e^{V_{BE}/V_T}$$

$I_S \leftarrow$ "scale" or "saturation current"

$$i_C = I_{SE} e^{V_{BE}/V_T} \quad V_{BE} \approx 0.7 V \text{ when BJT active}$$

Lab3


Oct 15, 2024

E1) 1k $\rightarrow$ brown black red gold (pick 270 Ω $\rightarrow$ red violet brown gold)
 100k $\rightarrow$ brown black yellow gold

1) light is passed $V_{out} = 4.23$ [V] / $V_{out} = 2.56$ [V]

2) light is blocked $V_{out} =$ / $V_{out} = 4.55$ [V]

E2) 100 Ω $\rightarrow$ brown black brown gold




10k $\rightarrow$ brown black orange gold

$V = IR$ $0.1A$


$3 + V_R = 5$

$3 + IR = 5$


$R = \frac{5-3}{I} = \frac{5-3}{0.1} = 20\Omega$



E2)




E2)




$V_{ref} = 3V, 4.8V$ (E3)

distance:



Tutorial 5

Problem 1



$$\mu_n C_{ox} = 100 [\mu A/V^2] \quad V_t = 0.5 V$$

$$W = 5 \mu m, L = 0.18 \mu m, \lambda = 0$$

We note that this is an NMOS and we don't know V_{gs} . We do KVL along left loop to get 2 terms with V_{gs}

$$KVL: I_D(200) + V_{gs} + I_D(1k) = 1.8 \quad (I)$$

We skip 20k resistor since no current flows thru that branch. We note $V_{ds} = 0$, so $V_{gs} = V_{gd}$, and we note that $V_{gs} = V_{ds}$ so $V_{gd} = 0 < V_t$, meaning we assume saturation region

$$I_D = I_{D,sat} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{gs} - V_t)^2 [1 + \lambda V_{ds}]$$

$$I_D = \frac{1}{2} (100 \times 10^{-6}) \left(\frac{5 \times 10^{-6}}{0.18 \times 10^{-6}} \right) (V_{gs}^2 - 2V_{gs}(0.5) + (0.5)^2)$$

$$= \frac{1}{720} (V_{gs}^2 - V_{gs} + \frac{1}{4}) = \frac{1}{720} V_{gs}^2 - \frac{V_{gs}}{720} + \frac{1}{2880} \quad (II)$$

$$(I) \quad 200 I_D + 1k I_D = 1.8 - V_{gs}$$

$$1200 I_D = 1.8 - V_{gs}$$

$$I_D = \frac{3}{2000} - \frac{1}{1200} V_{gs}$$

$$(I) = (II): \frac{3}{2000} - \frac{1}{1200} V_{gs} = \frac{1}{720} V_{gs}^2 - \frac{V_{gs}}{720} + \frac{1}{2880}$$

$$\frac{1}{720} V_{gs}^2 - \frac{1}{1800} V_{gs} - \frac{83}{72000} = 0$$

$$V_{gs} = 1.133 V \quad \text{since sat: } V_{gs} = 1.13 > 0.5, V_{ds} = 0 < 0.5$$

$$V_{gs} = -0.733$$


$$\therefore I_D = 5.56 \times 10^{-4} [A]$$

Week 7: Lecture 2


Oct 16, 2024

Saturation Region BJT's

EBJ is FWD biased
CBT is FWD biased



this electric field comes from our external voltage that forward biases our CBJ




we still have emitter current that goes to the collector, but it's less than in the active region

With collector-base junction (CBJ) FWD biased, collector efficiency drops

$$\beta = \frac{I_c}{I_B} \approx 100$$

$$I_E = I_C + I_B$$

99% 1% in Active Region




$$I_E = I_C \downarrow + I_B \uparrow$$

in Saturation Region


$$\beta_{forced} = \frac{I_c}{I_B} < \beta \leftarrow \text{From active region}$$

$$\therefore \beta_{forced} < \beta$$

condition used to verify BJT region




Model in Sat




$$V_{CE} = 0.7 - 0.5$$

$$V_{CE} = 0.2$$

model for BJT in saturation region is like 2 V.S.'s connected



The pnp BJT





• treat electrons in npn scenario as holes in pnp case

Week 7: Lecture 3

Oct 16, 2024

Operation in Active: $i_c = I_s e^{V_{BE}/V_T}$

Finite output resistance (Early Effect) Early Voltage, V_A [V]



$$i_c = I_s e^{V_{BE}/V_T} \left[1 + \frac{V_{CE}}{V_A} \right]$$


i_c' (without early effect)

$$= i_c' + \underbrace{\frac{i_c'}{V_A}}_{\frac{1}{r_o}} V_{CE}$$

$$r_o = \frac{V_A}{i_c'}$$

output resistance

Model Early Effect



• (Active)



• (no early effect)

Verifying Operating Regions BJT's (npn)


Cutoff

Active


Saturation



Verify



Currents




check

$$\beta_{\text{forced}} = \frac{i_c}{i_B} < \beta_{\text{Active}} \quad (\text{eg. } \beta = 100)$$

↑
actual

one

BJT Analysis Example



Case 1: $V_B = 0$


1) assume cutoff

2)

pullup $\uparrow$ 10V

$$V_C = 10 \text{ V}$$
$$V_F = 0V$$

3) Verify


$$V_{BE} = 0 < 0.4$$
$$V_{BC} = 0.10 < 0.4$$


EB5 Rev

CBT RW

Tutorial 5 (MOSFET DC)

Oct 20, 2024

Problem 2



$$\therefore R_1 = 5.5 \text{ k} \quad \checkmark$$

$|V_t| = 0.5 \text{ V}$, design R_1 s.t. PMOS in boundary bet'n triode and saturation. $\therefore V_{SD} = V_{ov}$

$$V_{SD} = V_{GS} - |V_t|$$

We know $V_G = 0$, $V_S = 2$, $V_D = V_2$

$$V_S - V_D = V_S - V_G - V_t$$


$$2 - V_2 = 2 - 0 - 0.5$$

$$V_2 = 2 - 2 + 0.5 = 0.5 = V_D$$

$$V = IR$$

$$R_1 = \frac{V}{I} = \frac{V_2 - (-5)}{1\text{mA}} = \frac{0.5 + 5}{1\text{mA}} = 5.5 \text{ k}$$

Problem 3




$Q_1 \equiv Q_2$ except W_1, W_2

$V_t = 0.5$, $k'_n = 0.4 \text{ mA/V}^2$

$L_1 = L_2 = 0.36 \mu\text{m}$, $W_1 = 1.44 \mu\text{m}$

$\lambda = 0$

$R = ?$ for $(Q_1) i_D = 50 \mu\text{A}$



• NMOS, not cutoff

• $V_S = 0 \Rightarrow V_{GD} = 0 < V_t$, so saturation

$$i_D = \frac{1}{2} \underbrace{\mu_n \epsilon_{ox}}_{k'_n} \left(\frac{W}{L} \right) (V_{GS} - V_t)^2 [1 + \lambda V_{DS}]$$

$V_{GS} - V_t$
 $V_G - V_S$
 $V_G - 0 = V_G$

$$\text{MOSFET: } i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) (V_G - V_t)^2 \quad \text{I} \quad V_D = V_G$$

$$\text{KVL: } 1.8 = i_D R + V_{DS}$$

$$1.8 = i_D R + V_G \quad \text{II}$$

$$V_{DS} = V_D - V_S = V_D - 0 = V_D$$

$$\therefore R_1 = 21 \text{ [k}\Omega\text{]} \quad \checkmark$$

$$\text{I} \quad i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) (V_G^2 - 2V_G V_t + V_t^2)$$


$$\frac{2 i_D L}{k'_n W} = V_G^2 - 2V_G V_t + V_t^2$$

$$0 = V_G^2 - 2V_t V_G + V_t^2 - \frac{2 i_D L}{k'_n W}$$

$$0 = V_G^2 - V_G + \frac{3}{16} \rightarrow V_S = 0.75, V_G = 0.25$$

this would put us in cutoff
↓

$$\text{II} \quad R = \frac{1.8 - V_G}{i_D} = \frac{1.8 - 0.75 \text{ [V]}}{50 \mu\text{A}} = 21000 \approx 21 \text{ [k}\Omega\text{]}$$



$i_D = 0.5 \text{ mA}$, $V_{GD} = V_t = 0.5$ or $V_{DS} = V_{GS} - V_t$

and since $V_S = 0$, we have: $V_D = V_G - V_t$

and from part a) $V_G = 0.75 \Rightarrow V_D = 0.75 - 0.5$
 $V_D = 0.25 \text{ [V]}$

$$\text{KVL: } 1.8 = R_2 i_D + V_{DS}$$

$$R_2 = \frac{1.8 - V_D - V_S}{i_D} = \frac{1.8 - 0.25}{0.5 \text{ mA}} = 3.1 \text{ [k}\Omega\text{]}$$

Choose saturation eqn

$$i_D = \frac{1}{2} k'_n \frac{W_2}{L_2} (V_{GS} - V_t)^2$$


$$\therefore R_2 = 3.1 \text{ k}\Omega$$

$$W_2 = 14.4 \mu\text{m}$$

$$W_2 = \frac{2 L_2 i_D}{k'_n (V_G - V_t)^2} = \frac{1.44 \times 10^{-5} \text{ m}}{14.4 \times 10^{-6} \text{ m}}$$

Problem 1

a) Assume no channel length modulation



1) Voltage division $\Rightarrow V_{g1}$

$$V_{g1} = 10 \left(\frac{65k}{35k+65k} \right) = 6.5V = V_{g1}$$

2) Q_1 is PMOS, assume saturation

$$i_{D1} = \frac{1}{2} \mu_p C_{ox} \frac{W}{L} (V_{sg1} - V_t)^2 \quad \text{I}$$

$$\text{KVL: } V_{g1} + V_{sg} + 10k(i_{D1}) = 10$$

$$\text{I} \quad i_{D1} = \frac{1}{2} (0.1 \times 10^{-3}) \left(\frac{20}{0.5} \right) (V_{sg}^2 - 2V_t V_{sg} + V_t^2)$$

$$i_{D1} = \frac{1}{500} V_{sg}^2 - \frac{2(1.2)}{500} V_{sg} + \frac{(1.2)^2}{500}$$

$$\text{II} \quad V_{g1} + V_{sg} + 10k i_{D1} = 10$$

$$i_{D1} = \frac{10 - V_{g1} - V_{sg}}{10k} = \frac{10}{10k} - \frac{6.5}{10k} - \frac{1}{10k} V_{sg}$$

$$\text{I=II} \quad \frac{1}{1000} - \frac{13}{20000} - \frac{1}{10k} V_{sg} = \frac{1}{500} V_{sg}^2 - \frac{3}{625} V_{sg} + \frac{9}{3125}$$

$$0 = \frac{1}{500} V_{sg}^2 - \frac{47}{10000} V_{sg} + \frac{253}{100000}$$

$$V_{sg} = 1.51503V, V_{sg} = 0.834 \leftarrow \text{puts us in cutoff}$$

$$V_{sg} = V_s - V_{g1}$$

$$V_s = V_{sg} + V_{g1} = 1.515 + 6.5 = 8.015V = V_s$$


$$i_D = \frac{10}{10k} - \frac{6.5}{10k} - \frac{1}{10k} (1.51503) = 1.98 \times 10^{-4} A = 0.198 mA$$

$$\therefore V_{s1} = 8.015V, V_{g1} = 6.5V, i_{D1} = 0.198 mA \quad \checkmark \quad \therefore V_{D1} = 1.98V$$

$$V_{D1} = 10k i_{D1} = 10k (1.98 \times 10^{-4}) = 1.98V$$

3) Q_2 NMOS, assume saturation

$$V_{g1} = V_{D1} = 1.98V, V_s = 0 \rightarrow V_{gs} = 1.98V$$



$$i_{D2} = \frac{1}{2} (\mu_n C_{ox}) \frac{W}{L} (V_{gs} - V_t)^2$$

$$= \frac{1}{2} (0.25 \times 10^{-3}) \left(\frac{10}{0.5} \right) (1.98 - 1)^2$$

$$= 2.401 \times 10^{-3} = 2.4 mA$$


$$\Rightarrow \text{Ohm's law: } i_{D2} = \frac{10 - V_{D2}}{2.4k}$$

$$V_{D2} = 10 - 2.4k(2.4mA) = 4.24V$$

$$\therefore i_{D2} = 2.4 mA \quad \checkmark$$

$$V_{D2} = 4.24V \quad \checkmark$$

b) Assume CWM for Q_2 :



$$i_D = i_{D'} + \frac{V_{ds}}{r_o}$$


$$r_o = \frac{1}{i_{D'}} = \frac{1}{(2.4mA)(0.02)}$$

$$r_o = 20833 \Omega = 20.8 k\Omega$$

$$\therefore i_D = (2.4mA) + \frac{V_{ds}}{20.8k} \quad \text{I}$$

$$\text{II} \quad i_D = \frac{10 - V_D}{2.4k}$$

Problem 2



1) KCL: $\frac{5 - V_G}{3.5M} = \frac{V_G - (-5)}{6.5M} \Rightarrow \frac{5}{3.5M} - \frac{V_G}{3.5M} = \frac{V_G + 5}{6.5M + 6.5M}$
 $-\frac{V_G}{3.5M} - \frac{V_G}{6.5M} = \frac{5}{6.5M} - \frac{5}{3.5M} \Rightarrow V_G = \frac{5/6.5M - 5/3.5M}{-\frac{1}{3.5M} - \frac{1}{6.5M}}$

2) Assume saturation (NMOS), $V_G = 1.5V$

$$i_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_t)^2$$

$$i_D = \frac{1}{750} (V_G - V_S - V_t)^2$$

$$i_D = \frac{1}{750} (1.5 - V_S - 0.5)^2 = \frac{1}{750} (1 - V_S)^2$$

$$i_D = \frac{1}{750} (1^2 - 2(1)V_S + V_S^2)$$

3) do Ohm's law: $i_D = \frac{V_S - (-5)}{1.5K} = \frac{-0.5 + 5}{1.5K} = 3mA$

4) equate 2) and 3) $\frac{V_S + 5}{1.5K} = \frac{1}{750} (1 - 2V_S + V_S^2)$

$$V_S + 5 = 2(1 - 2V_S + V_S^2)$$

$$V_S + 5 = 2 - 4V_S + 2V_S^2$$

$$0 = 2V_S^2 - 5V_S - 3$$

$$V_S = 3 \quad V_S = -0.5$$

$$V_{GS1} = 1.5 - 3 = -1.5$$

$$V_{GS2} = 1.5 - (-0.5) = 2$$

$$V_{GD} = 1.5 - 1.1 = 0.4 < V_t$$

$\therefore$ Yes saturation, $V_G = 1.5V$, $V_S = -0.5V$, $V_D = 1.1V$

4) You pick $V_S = -0.5$ so we are not in cutoff.

5) Ohm's law

$$i_D = \frac{5 - V_D}{1.3K}$$

$$V_D = 5 - 1.3K(3mA) = 1.1V = V_D$$

b) We know by default our absolute bounds for V_{out} are the V_{DD} and $-V_{SS} \Rightarrow -5 \leq V_{out} \leq 5$ (I)

Then we find range to keep MOSFET in saturation

$$V_{GD} \leq V_t$$

$$V_G - V_D \leq 0.5$$

$$1.5 - V_{out} \leq 0.5$$

$$1.5 - 0.5 \leq V_{out}$$

$$\therefore V_{out} \geq 1V$$

(II)


Taking intersection of (I) and (II) we get: $1 \leq V_{out} \leq 5$

c) Centre of output voltage is $\frac{5+1}{2} = \frac{6}{2} = 3V$

$$V_{out} = 3V = V_D$$

$$\Rightarrow i_D = \frac{5 - V_D}{R_D} \Rightarrow R_D = \frac{5 - 3}{3mA} = 666.67 \Omega = R_D$$

Case 2: $V_B = 4V$



1) Assume ACTIVE

2) You know V_E is 0.7 lower than V_B

$$i_E = \frac{3.3 - 0}{3.3k} = 1mA$$

$$i_C = \alpha I_E = (0.99)(1mA) = 0.99mA$$

$$\beta = 100$$


$$\alpha = \frac{\beta}{\beta + 1} = \frac{100}{101} = 0.99$$

$$i_C = \frac{10 - V_C}{4.7k}$$

$$(0.99mA)(4.7k) = 10 - V_C \Rightarrow V_C = 10 - (0.99 \times 4.7) = 5.3V$$

3) Verify that $V_{CE} > 0.3 \Rightarrow 5.3 - 3.3 = 2 > 0.3 \checkmark$

Case 3: $V_B = 6V$



1) Assume Saturation

2) $V_{BE} = 0.7, V_{EC} = 0.2$

$$i_E = \frac{5.3 - 0}{3.3k} = 1.6mA$$


$$i_C = \frac{10 - 5.5}{4.7k} = 0.96mA$$

$$i_E = i_B + i_C \Rightarrow i_B = 0.64mA$$


3) Verify $\beta_{forced} < \beta_{active}$

$$\beta_{forced} = \frac{i_C}{i_B} = \frac{0.96}{0.64} = 1.5 < 100 \checkmark$$


Ex 2: npn + pnp



$\beta = 100$ for both



Focus on Q_1



1) Assume Q_1 in Active (and Q_2)

$$2) \textcircled{1} KCL: \frac{15 - V_B}{100k} = i_B + \frac{V_B - 0}{50k}$$

$$\frac{15 - V_B}{100k} = \frac{V_B}{50k} + i_B$$

$$\textcircled{2} i_E = \frac{V_B - 0.7}{3k} \therefore i_B = \frac{i_E}{\beta + 1}$$

$$\frac{15 - V_B}{100k} = \frac{V_B}{50k} + \frac{1}{\beta + 1} \times \frac{V_B - 0.7}{3k}$$

$$V_B = 4.57$$

$$i_E = i_C + i_B$$


$$1.29 = 1.28 + 0.01 [mA]$$

$$i_E = i_C + i_B$$

$$= \beta i_B + i_B$$

$$= (\beta + 1) i_B$$

Focus on Q_2



- 1) Assume Q_1 Active, Q_2 Active
- 2) Analyze { unknowns: V_{B2} , i_{B2}

KCL @ base of Q_2

$$\frac{15 - V_{B2}}{5k} + i_{B2} = 1.28 \text{ mA} \quad (I)$$



see prev page

$$\text{but } i_{E2} = \frac{15 - (V_{B2} + 0.7)}{2k} \Rightarrow (\beta + 1)i_{B2} = \frac{15 - (V_{B2} + 0.7)}{2k} \quad (II)$$

Using (I) and (II): $V_{B2} = 8.74 \text{ V}$, $i_{E2} = 2.9 \text{ mA}$


$i_{C2} = \alpha i_{E2} = 2.8 \text{ mA}$ find i_{C2} , V_{E2} , V_{C2} from above

Verify




Small Signal Transistors


BJT in ACTIVE (npn)




(focused on i_E)
T-model




$$i_C = \beta i_B$$



$$i_B = \frac{I_S}{\beta} e^{V_{BE}/V_T}$$




hybrid π model




$$r_{\pi} = \frac{V_T}{i_B} = (\beta + 1)r_e$$

Parameters



Input is V_{BE} , output is i_C




slope of this curve


$$g_m = \frac{I_C}{V_T} = \frac{\alpha I_E}{V_T} = \alpha / r_e$$

$$g_m = \left. \frac{d i_C}{d V_{BE}} \right|_{Q = (I_C, V_{BE})}$$

MOSFET



SATUR.




$$g_m = \frac{id}{v_{gs}} \Rightarrow id = g_m v_{gs}$$

$$g_m = \left. \frac{di_D}{dV_{GS}} \right|_Q = \left. \frac{d}{dV_{GS}} \left[\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 \right] \right|_Q$$

$$= k_n (V_{GS} - V_{th}) \Big|_Q$$


$$= k_n V_{OV}$$

$$g_m = k_n V_{OV} = \sqrt{2k_n I_D}$$



$$i_D = \frac{1}{2} k_n V_{OV}^2$$

MOSFET Small signal model



π -model

Transistor Small Signal Models (Wang Notes)


Large Signal Operation

$$v_{in}(t) = V_m \sin \omega t$$

V_{GS} = Total Voltage

V_{GS} = DC voltage

v_{gs} = AC signal voltage



MOSFET in Saturation

$$i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2$$

$$= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} + v_{gs} - V_{th})^2$$

$$\Rightarrow i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} + V_m \sin \omega t - V_{th})^2$$

$$\Rightarrow i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th} + V_m \sin \omega t)^2$$

$$= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 \left[1 + \frac{V_m \sin \omega t}{V_{GS} - V_{th}} \right]^2$$

$$= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 [1 + \epsilon]^2$$

ϵ small value ($\epsilon \ll 1$)

$$[1 + \epsilon]^2 \approx 1 + 2\epsilon + \epsilon^2$$

drop the ϵ^2 term

$$\approx \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 [1 + 2\epsilon]$$

small signal



$$\approx I_D \left[1 + 2 \frac{V_m \sin \omega t}{V_{GS} - V_{th}} \right]$$

$$i_D \approx I_D + \frac{2I_D}{V_{GS} - V_{th}} V_m \sin \omega t$$

total DC bias transconductance g_m


1.a) $f = 100\text{Hz} \Rightarrow T = 0.01\text{s} = \text{period}$

Duty Cycle = $\frac{T_{on}}{\text{period}} \Rightarrow T_{on} = (50\%)(0.01\text{s}) = 5\text{ms}$




Since $V_{av} = 2.38\text{V}$, motor speed $\approx 1000\text{rpm}$
 900 -

2.a) $T_{on} = (75\%)(0.01\text{s}) = 7.5\text{ms} = 0.0075\text{s}$



When Q_2 is ON
 $\Rightarrow i_B = 5.95\text{mA}$
 $\Rightarrow i_c = -264\text{mA}$




b) V_c varies from 4.767V to 781.8 mV

$$V_{av} = \frac{3(4.767) + 1(781.8\text{mV})}{4} = 3.771\text{V}$$

Since $V_{av} = 3.77\text{V}$, motor speed $\approx 1500\text{rpm}$

Transistor Small Signal Models

The MOSFET Case



$$i_D = \frac{1}{2} k_n (V_{ov}^2 + 2V_{ov}V_{gs} + V_{gs}^2)$$

$$= \frac{1}{2} k_n V_{ov}^2 + k_n V_{ov} V_{gs} + \frac{1}{2} k_n V_{gs}^2$$

$$I_D$$

$$i_d = k_n V_{ov} V_{gs} + \frac{1}{2} k_n V_{gs}^2$$

$$i_d = k_n V_{ov} V_{gs} + \frac{1}{2} k_n V_{gs}^2$$

$$i_d \approx k_n V_{ov} V_{gs}$$

$$I_D = \frac{1}{2} k_n V_{ov}^2$$

$$g_m = \frac{2I_D}{V_{ov}}$$


Pick Q-Point in Saturation

$$i_D = \frac{1}{2} k_n (V_{gs} + V_{gs} - V_t)^2$$

$$i_D = \frac{1}{2} k_n (V_{ov} + V_{gs})^2$$

$$I_D = \frac{1}{2} k_n V_{ov}^2$$


Hybrid- π Model



$$r_o = \frac{|V_A|}{I_D}$$


$$V_A = \frac{1}{\lambda}$$

T-Model



$$r_e = \frac{V_T}{I_E}$$

The BJT Case



$$e^{\frac{V_{be}}{V_T}} \approx 1 + \frac{V_{be}}{V_T} \text{ if } V_T \gg V_{be}$$

$$\therefore i_c = I_c (1 + \frac{V_{be}}{V_T})$$

$$i_c = I_c + \frac{I_c}{V_T} V_{be}$$

$$I_c = I_s e^{\frac{V_{BE}}{V_T}}$$

$$g_m = \frac{I_c}{V_T}$$


Pick Q-Point in FWD-active

$$i_c = I_s e^{\frac{V_{BE}}{V_T}}$$

$$= \frac{I_s}{I_c} e^{\frac{V_{be}}{V_T}}$$

$$r_{\pi} = \frac{V_{be}}{i_b} = \frac{\beta}{g_m} = \frac{V_T}{I_B}$$


Hybrid- π Model



$$r_{\pi} = \frac{\beta}{g_m} = \frac{V_T}{I_B}$$

$$r_o = \frac{|V_A|}{I_c}$$

T-Model




$$r_e = \frac{\alpha}{g_m} = \frac{V_T}{I_E}$$

Lab 4

E2

a)



$$V = 4.999 \text{ V}$$

$$I = 0.128 \text{ A}$$

$$P = IV = (4.99)(0.128)$$

$$P = 0.643 \text{ [W]}$$

power of ckt

$$V_{in} = 0.945 \text{ [V]}$$

$$I_B = 0.432 \text{ mA}$$

$$P = (0.945 \text{ V})(0.432 \text{ mA}) = 0.4 \text{ mW}$$


$$P = 0.4 \text{ [mW]}$$

power of Q_1

$$\% \text{ of total} : \frac{0.4 \text{ mW}}{0.643 \text{ W}} \times 100 = 0.0622\% \quad \boxed{62\%}$$

$\therefore Q_1$ uses ~~0.0622~~ % of total power


b)



AKA Switch 4


E3

a)



AKA Switch 1


E4




Highside (Switch 1)

Lowside (Switch 4)

Recall MOSFET ckt





mosfet in saturation
BJT in Active





digital application: inverter
analog application: amplifier

A Voltage Amplifier




Recall Thevenin

Black Box
Source



Black Box




model ckt based
on R_{th} , R_{out} , A_v
3 parameters

Ideally:

$R_{th} \rightarrow \infty$ (no loading
of source)


$R_{out} \rightarrow 0$ (ideal voltage
source)

Sample Transisto ckt for small signal




Transistor Amplifier Configurations

Basic Concept: Finding Output R_{out} Thevenin Review




to easily see R_{out} , we can ~~set~~ disable V_{IN}

Apply I_{test} , measure V_{out}



Finding Input R_{in}



$$R_{IN} = \frac{V_{test}}{I_i}$$

← Apply
← measure

Since R_{IN} large, can apply test voltage V_{test}

Gate can not be output
Drain can not be input


3 configs: CS, CG, CD, these "common" grounds are small signal grounds (meaning at DC it's like connected to DC sources)

(source follower)

Common source

Common gate

Common drain



For a transistor MOSFET in sat

- * Gate cannot be output
- * Drain cannot be input


Amplifier Characteristics

Gain: $A = \frac{V_o}{V_i}$

Common Source Amp:

• π -model

• ignore $r_o \rightarrow \infty$
(channel length mod.)



$R_{in} = \infty \quad (i=0)$


since open ckt

Gain = $-g_m (r_o \parallel R_D) \approx -g_m R_D$


$A_{V_o} = \frac{V_{out}}{V_{in}} = -g_m (r_o \parallel R_D)$

finding R_{out} : set $V_{sig} = 0$

$R_{out} = r_o \parallel R_D \approx R_D$



Common Source Amp w/n R_s | T-model, ignore r_o




$R_{in} = \infty \quad (i=0)$

$R_{out} = R_D$


Gain = $\frac{-g_m R_D}{1 + g_m R_s}$

Common Gate Amp | T-model, ignore r_o



Common Drain Amp

T-model, no r_o (ignore)



Basic MOSFET Amplifier Characteristic Summary


	R_{in}	Gain	R_{out}
Common Source	∞	$-g_m R_D$	R_D
Common Source w/h R_S	∞	$-\frac{g_m R_D}{1 + g_m R_S}$	R_D
Common Gate	$\frac{1}{g_m}$	$g_m R_D$	R_D
Source Follower (Common Drain)	∞	1	$\frac{1}{g_m}$

BJT Versions


- common source (MOSFET) $\rightarrow$ common emitter (BJT)
- common gate (MOSFET) $\rightarrow$ common base (BJT)
- common drain (MOSFET) $\rightarrow$ common collector (BJT)

Resistance Reflection Rule for BJT's

the resistance looking into the base is $(\beta + 1)$ times the total resistance in the emitter (including r_e)



Small Signal Model for pnp BJT





basically the same as npn case, except it's V_{EB} , not V_{BE}

Week 10: Lecture 2

Nov 13, 2024

Biasing

establishing an operating point Q



slope lower at Q_a , but risk of clipping @ top


slope at Q_b is -ve, so we invert and have a gain

slope steeper at Q_c , so we have higher gain


you might "clip" your V_{out} if you go too far and fall into saturation

top clipping (Q_a)
bottom clip (Q_c)


Biasing Using Fixed V_{DS}




Biasing Using Fixed V_{GS} and R_S




* must have voltage src
* drain current drops by 75%




Common Source Amplifier



Common Gate Amplifier




Common Drain Amplifier




Common Bias Ckts


Single Supply



Two Supplies



Using drain-gate feedback resistor




Discrete Ckts Design

→ Varying discrete components (resistor, capacitor etc...)


Integrated Ckts Design

→ sizing transistors
→ minimizing use of resistors and capacitors

Current Mirror




Analyzing Transistor Amplifiers



Ex 1: MOSFET Amplifier: Determine Gain, Rout, Rin


$\mu_n C_{ox} (\frac{W}{L}) = 1 \frac{mA}{V^2}$, $V_t = 1V$, $\lambda = 0$, $V_{DD} = 10V$, $R_D = R_S = 6k\Omega$,

$R_{G1} = R_{G2} = 10M\Omega$, $R_{sig} = 1k$, $R_L = 10k$, V_{sig} is 100mV (peak) sine wave



Step 1: Find operating point Q (DC Analysis)

[V, mA, kΩ]



1) Assume SATURATION

2) Analyze

$$I_D = \frac{1}{2} k_n (V_{GS} - V_t)^2$$

Voltage divider, $V_{GS} = 5V$
Ohm's law $V_S = I_D R_S$


$$= \frac{1}{2} (1) (5V - I_D R_S - 1)^2$$

$$I_D = \frac{1}{2} (4 - 6 I_D)^2 \Rightarrow \text{Quadratic solving}$$

$$\textcircled{1} V_{GS} = -0.34V \times \textcircled{2} V_{GS} = 2V \checkmark$$

$$I_D = 0.89 \text{ mA} \text{ or } I_D = 0.5 \text{ mA}$$

Step 2: Derive and Analyze small-signal ckt



$$r_o = \frac{1}{\lambda I_D} \Rightarrow \infty \text{ since } \lambda = 0$$

$$g_m = \frac{2I_D}{V_{ov}} = \frac{2(0.5 \text{ mA})}{2-1V} = 1 \frac{mA}{V}$$

$$1/g_m = \frac{1V}{1 \text{ mA}} = 1k\Omega$$



$$R_{out} = R_D \quad R_{in} = \frac{1}{g_m} \parallel R_S = 1k \parallel 6k = 6/7 k\Omega$$

$$\textcircled{1} \text{ Gain} = +g_m (R_D \parallel R_L) \quad \left(\frac{V_{out}}{V_{in}} \right) = (1) (6k/10k) = 3.75 V/V$$

$$\textcircled{2} \text{ Gain} = \frac{V_{out}}{V_{in}} \times \frac{V_{in}}{V_{sig}} = 3.75 \times \frac{R_{in}}{R_{in} + R_{sig}} = 3.75 \times \frac{6/7k}{6/7k + 1k} = 1.73 V/V$$

$$\therefore \frac{V_{out}}{V_{in}} = 3.75 V/V \quad \frac{V_{out}}{V_{sig}} = 1.73 V/V$$


Step 3: Recombine to create total signal




Op Amps

- multiplication, addition, subtraction, integration, differentiation
- filters, amplifiers, oscillators

Symbol




Transfer Characteristic




Properties of Op Amps (ideal)

$i_+ = i_- = 0$
 gain $A_o \rightarrow \infty$
 strange device on its own. you have to add feedback



Model



Use Feedback to Use Op Amps


Negative:

output is fed to (-)ve terminal
(generally stable)

Positive:

output is fed to (+)ve terminal
(generally unstable)

2.2 Inverting Amplifier (ideal)



* negative feedback

Find Gain: $G = \frac{V_O}{V_I}$

$$V_O = A_o(V_+ - V_-)$$

$$= -A_o V_-$$

$$\Rightarrow V_- = -\frac{V_O}{A_o} \quad (1)$$

$$i_1 = \frac{V_I - V_-}{R_1} \quad (2)$$

$$i_2 = i_1$$

$$\text{KVL: } V_O = V_- - (i_2)(R_2) \quad (3)$$

$$V_O = -\frac{V_O}{A_o} - \left(\frac{V_I - (-V_O/A_o)}{R_1} \right) (R_2)$$

$$V_O \left(1 + \frac{1}{A_o} + \frac{R_2}{R_1} \frac{1}{A_o} \right) = -\frac{R_2}{R_1} V_I$$

$$\frac{V_O}{V_I} = \underbrace{-\left(\frac{R_2}{R_1}\right)}_{\text{ideal gain}} \times \underbrace{\frac{1}{1 + (1 + R_2/R_1)/A_o}}_{\text{correction factor}}$$

$$= -\frac{R_2}{R_1} \text{ for } A_o \rightarrow \infty$$

when $A_o \rightarrow \infty$,
we have ideal
gain: $-\frac{R_2}{R_1}$

V_- tracks V_+

in general: $V_+ - V_- = \frac{V_O}{A_o} \rightarrow 0 \Rightarrow V_- \approx V_+$


Week 11: Lecture 2

Nov 20, 2024

Quick Analysis of Ideal Op Amp

- Assume 1) $i_+ = i_- = 0 \rightarrow$ device characteristic
2) $V_- = V_+ \rightarrow$ negative feedback characteristic

2.3 The Noninverting Configuration



Find V_O/V_I :

Neg fdbk $\rightarrow V_- = V_+ = V_I \quad (1)$

Volt divider $\rightarrow V_- = V_O \frac{R_1}{R_1 + R_2} \quad (2)$

$$\therefore \frac{R_1}{R_1 + R_2} V_O = V_I$$


$$\frac{V_O}{V_I} = \frac{R_1 + R_2}{R_1} \Rightarrow \frac{V_O}{V_I} = 1 + \frac{R_2}{R_1}$$

noninverting config.

$$\frac{V_O}{V_I} = 1 + \frac{R_2}{R_1}$$

Extreme:


$$R_2 = 0 \quad \frac{V_O}{V_I} = 1 + \frac{R_2}{R_1} = 1$$



Since V_- follows V_+ , $V_- = 0V$

$\therefore$ all V_I drops across R_1 , $i = \frac{V_I}{R_1}$

2.2 Inverting Config (quick analysis)




$$V_O = -i R_2$$

$$V_O = -\frac{R_2}{R_1} V_I$$

Math operation: multiplication

by a scalar k :


Addition



Using superposition:

$$V_0 = -\frac{R_F}{R_1} V_1 - \frac{R_F}{R_2} V_2$$

$$\text{turn } V_2 \text{ off} \quad \text{turn } V_1 \text{ off}$$



$$V_0 = -\left(\frac{R_F}{R_1} V_1 + \frac{R_F}{R_2} V_2 + \dots + \frac{R_F}{R_n} V_n\right)$$


$$= -R_F \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \dots + \frac{V_n}{R_n} \right)$$

Math Operation: weighted sum amplifiers

2.4 Difference Amplifier

can combine inverting and noninverting configs (use superposition)

goal: to amplify a differential input voltage: $V_0 \propto V_2 - V_1$




$$V_0 = \left(1 + \frac{R_2}{R_1}\right) V_2 + \left(-\frac{R_2}{R_1}\right) V_1$$

$$\text{turn } V_1 \text{ off} \quad \text{turn } V_2 \text{ off}$$

$$V_0 = \left(1 + \frac{R_2}{R_1}\right) V_2 - \frac{R_2}{R_1} V_1$$

we attenuate V_2 slightly by adding a voltage divider



$$\begin{aligned} V_0 &= \left(1 + \frac{R_2}{R_1}\right) V_+ - \frac{R_2}{R_1} V_1 \\ &= \left(\frac{R_1 + R_2}{R_1}\right) \left(\frac{R_2}{R_1 + R_2} V_2\right) - \frac{R_2}{R_1} V_1 \\ &= \frac{R_2}{R_1} V_2 - \frac{R_2}{R_1} V_1 \end{aligned}$$


$$\therefore V_0 = \frac{R_2}{R_1} (V_2 - V_1)$$

Math operation: subtraction


2.5.2 Integration

Recall inverting config


$$\frac{V_I}{R_1} = -\frac{V_O}{R_2} \Rightarrow V_O = -\frac{R_2}{R_1} V_I$$



$$V_I \rightarrow i \rightarrow V_O$$



$$Q = CV \rightarrow V_C = \frac{Q}{C} = \frac{1}{C} \int i dt$$



$$V_O = -\frac{1}{C} \int \frac{V_I}{R} dt$$


$$\therefore V_O = -\frac{1}{RC} \int V_I dt \quad \leftarrow \text{inverting integrator}$$

Math Operation: Integrator

2.5.3 Differentiation

$$\frac{d}{dt} x = R \Rightarrow V_I \rightarrow i \rightarrow V_O$$

swap R and C



Math operation: differentiation



$$Q = CV$$

$$i = C \frac{dV}{dt}$$

$$\therefore V_O = -RC \frac{d}{dt} V_I \quad \leftarrow \text{inverting differentiator}$$

Notes

- integrators are less noisy
- differentiators can be noisy, instability issues
- in practice, add a resistor in parallel to capacitor for feedback at DC




Op Amp nonidealities

2.6: Effect of finite op amp gain



Open-loop gain

A_o opamp gain
(Device)

(no feedback)




V_o closed loop gain



$$G = \frac{V_o}{V_I} \left(= -\frac{R_2}{R_1} \right)$$

(circuit)

2.2:2 Effect finite op amp on inverting config



Non-inverting

$$G = \frac{V_o}{V_I} = \left(1 + \frac{R_2}{R_1} \right) \times \frac{1}{1 + (1 + R_2/R_1)/A_o}$$

only difference

$$G = \frac{V_o}{V_I} = \left(-\frac{R_2}{R_1} \right) \times \frac{1}{1 + (1 + R_2/R_1)/A_o}$$



↑ ideal gain, G

↑ correction factor

ex: $R_2 = 100 \text{ k}\Omega$, $R_1 = 1 \text{ k}\Omega \rightarrow G = -\frac{100}{1} = -100 \text{ V/V}$

A_o	correction	G	error
1000	0.908	-90.8	-9% error
10,000	0.999	-99	-1% error ← big enough
100,000	0.999	-99.9	-0.1% error

good enough if $A \gg 1 + \frac{R_2}{R_1}$



2.8: Large Signal Limitations


2.41: $A_o \approx 100,000 \text{ V/V}$

2.8.1: output voltage saturation, $V_{omax} = \pm 12.14V$
(maximum voltage output)


2.8.2: output current saturation, $I_{omax} = \pm 25mA$

2.8.3: Slew rate, $SR = \pm 0.5 V/\mu s$

2.8.1: depends on power supply (e.g. $\pm 15V$, $\pm 12V$)



2.8.2: I_{omax} (e.g. 25mA), we can't attach load that draws too much current



$$V_{outmax} = I_{omax} \times R_L$$


$$= 25mA (10-2)$$

$$= 0.25V$$

not enough because
not enough current

2.8.3: Slew Rate

the maximum rate of change of the output voltage [V/seconds]



$Q = CV$
 $i = C \frac{dV_c}{dt}$
 $\frac{dV_c}{dt} = \frac{i}{C}$


I_{Bias} (fixed)
 C added to stabilize opamp
 C_2 ← Fixed

this is how we fix the slew rate

Full power Bandwidth (f_m)

f_m represents the max frequency sine wave at the max output voltage (peak) without slew rate distortion

$V_o(t) = V_{omax} \cos \omega t$
 $\frac{dV_o(t)}{dt} = V_{omax} \omega \times (-\sin \omega t)$



$$V_{out}(t) = V_{omax} \cos(\omega t)$$

$$\frac{d}{dt} V_{out}(t) = V_{omax} \omega (-\sin(\omega t))$$

$$\text{set } V_{omax} \omega \leq \leq R$$

$$V_{omax} 2\pi f_m = \leq R$$

$$f_m = \frac{\leq R}{2\pi V_{omax}}$$

e.g. for 741

$$V_{omax} = \pm 12V$$

$$\leq R = \pm 1V/ms$$

$$f_m = \frac{12V}{2\pi \times 1V/ms}$$

$$f_m = \frac{1V/ms}{2\pi(12)} = 13kHz$$

$V_{out}(pk)$ max freq

$$\begin{matrix} 12V & 13kHz \\ \div 10 & \downarrow \times 20 \\ 1.2V & 130kHz \end{matrix}$$

* negative feedback: V_o tries to reduce difference in voltage
* positive feedback: V_o tries to increase difference in voltage

Week 12: Lecture 2

Nov 27, 2024

Sec. 2.6: DC Imperfections

2.6.1: Offset Voltage :

$V_o \neq 0$ in practice (transistors can have diff. β 's)

2.6.2: Input Bias Currents :



$i \neq 0$
 $i_{B1} \neq 0, i_{B2} \neq 0$
and $i_{B1} \neq i_{B2}$

$\hookrightarrow$ they're not $= 0$
 $\hookrightarrow$ they're not equal to each other (offset currents)


Main Idea: Model $\rightarrow$ Analyze $\rightarrow$ Avoid or Compensate

$\rightarrow$ 2.6.1 - Offset Voltage

model: add a voltage source



analyze (inverting config)



non-inverting config has V_i attached to V_i terminal (in series w/ V_{0s}).

$\leftarrow$ Using superposition

$$V_o = \left(1 + \frac{R_2}{R_1}\right) V_{0s} \quad (\text{due to } V_{0s})$$


Offset at output can be quite large for closed loop gains
e.g. $V_o = \left(1 + \frac{R_2}{R_1}\right) V_{0s} = 5V \text{ offset, very large!}$

$$\underbrace{1000}_{\text{closed loop gain}} \underbrace{5mV}_{V_{0s}}$$

Compensating


1) Trimming with potentiometer

2) for AC signals, can add AC coupling capacitor



* this capacitor essentially makes V_{OS} multiplied by 1, so a $\approx 5\text{mV}$ offset is fine and won't cause problems even for very high gain $1 + \frac{R_2}{R_1}$


2.6.2: Input Bias Current



Week 12: Lecture 3

Nov 29, 2024

MODEL:




ANALYZE

(same for inverting and non-inverting)

using superposition:

$$V_O = +R_2 I_{B1} + \phi I_{B2}$$

$V_O = R_2 I_{B1}$ $\leftarrow$ output only depends on I_{B1} (I_{B2} does not have any effect)



if R_2 large, we would get big voltage error.

Compensate by adding Resistor $R_3 = R_1 \parallel R_2$

By superposition:

$$V_O = +R_2 I_{B1} + \left(1 + \frac{R_2}{R_1}\right) (-I_{B2} R_3)$$



$$V_O = +R_2 I_{B1} + \left(1 + \frac{R_2}{R_1}\right) (-I_{B2} R_3)$$

$$= R_2 I_{B1} - \left(\frac{R_1 + R_2}{R_1}\right) \left(\frac{R_1 R_2}{R_1 + R_2}\right) I_{B2}$$

$$= R_2 (I_{B1} - I_{B2}) = \underbrace{R_2 I_{OS}}_{\text{offset}} = 0 \text{ if } I_{B1} = I_{B2}$$


Ex: Miller Integrator $R_1 = 10k$, $C = 10nF$, $V_{os} = 3mV$

$I_B = 100nA$, $I_{os} = 10nA$, $R_2 = 1M\Omega$



a) $R_3 = R_1 \parallel R_2 = 10k \parallel 1M = 9.9k\Omega$

Analysis @ DC



By superposition:

$$V_o = \left(1 + \frac{R_2}{R_1}\right) V_{os} + I_{B1} R_2 + \underbrace{\left(1 + \frac{R_2}{R_1}\right) (-I_{B2} R_3)}_{\text{since } R_3 = R_1 \parallel R_2}$$

since $R_3 = R_1 \parallel R_2$

$$\Rightarrow V_o = \left(1 + \frac{R_2}{R_1}\right) V_{os} + I_{B1} R_2 + (-I_{B2} R_2)$$

$$= \left(1 + \frac{R_2}{R_1}\right) V_{os} + R_2 (I_{B1} - I_{B2})$$

worst case positive dc output voltage

$$V_o = \left(1 + \frac{1000k}{10k}\right) (+3mV) + (1000k)(10mA) = 313mV \approx 0.3V$$

→ -313mV would be max negative

Course Review

Chapter 4 Diodes

- operating regions (fwd bias, rev bias, breakdown)
- analyzing diode ckts
- characteristics of junction diodes
- modeling fwd bias diode (ideal, CVD,
- diode applications (rectifiers, limiting, clamping ckts)

Chapter 3 Physics of Pn Junction

- operation of pn junction